| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20231208103856.3732998-5-shravan.chippa@microchip.com>
Date: Fri, 8 Dec 2023 16:08:56 +0530
From: shravan chippa <shravan.chippa@...rochip.com>
To: <green.wan@...ive.com>, <vkoul@...nel.org>, <robh+dt@...nel.org>,
<krzysztof.kozlowski+dt@...aro.org>, <palmer@...belt.com>,
<paul.walmsley@...ive.com>, <conor+dt@...nel.org>
CC: <dmaengine@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-riscv@...ts.infradead.org>, <linux-kernel@...r.kernel.org>,
<nagasuresh.relli@...rochip.com>, <praveen.kumar@...rochip.com>,
<shravan.chippa@...rochip.com>,
Conor Dooley <conor.dooley@...rochip.com>
Subject: [PATCH v5 4/4] riscv: dts: microchip: add specific compatible for mpfs pdma
From: Shravan Chippa <shravan.chippa@...rochip.com>
Add specific compatible for PolarFire SoC for The SiFive PDMA driver
Reviewed-by: Conor Dooley <conor.dooley@...rochip.com>
Signed-off-by: Shravan Chippa <shravan.chippa@...rochip.com>
---
arch/riscv/boot/dts/microchip/mpfs.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/riscv/boot/dts/microchip/mpfs.dtsi b/arch/riscv/boot/dts/microchip/mpfs.dtsi
index a6faf24f1dba..e3e9c5b2b33c 100644
--- a/arch/riscv/boot/dts/microchip/mpfs.dtsi
+++ b/arch/riscv/boot/dts/microchip/mpfs.dtsi
@@ -236,7 +236,7 @@ plic: interrupt-controller@...0000 {
};
pdma: dma-controller@...0000 {
- compatible = "sifive,fu540-c000-pdma", "sifive,pdma0";
+ compatible = "microchip,mpfs-pdma", "sifive,pdma0";
reg = <0x0 0x3000000 0x0 0x8000>;
interrupt-parent = <&plic>;
interrupts = <5 6>, <7 8>, <9 10>, <11 12>;
--
2.34.1
Powered by blists - more mailing lists