linux-kernel - drivers/pinctrl/mediatek/pinctrl-mt7986.c:68: warning: Enum value 'GPIO_BASE' not described in enum '(anonymous)'

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [day] [month] [year] [list]

Message-ID: <202312110210.x3vxq42A-lkp@intel.com>
Date:   Mon, 11 Dec 2023 02:38:22 +0800
From:   kernel test robot <lkp@...el.com>
To:     Sam Shih <sam.shih@...iatek.com>
Cc:     oe-kbuild-all@...ts.linux.dev, linux-kernel@...r.kernel.org,
        Linus Walleij <linus.walleij@...aro.org>
Subject: drivers/pinctrl/mediatek/pinctrl-mt7986.c:68: warning: Enum value
 'GPIO_BASE' not described in enum '(anonymous)'

tree:   https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git master
head:   c527f5606aa545233a4d2c6d5c636ed82b8633ef
commit: 360de67280641e451bc944a06bab64ddbeaa7fb9 pinctrl: mediatek: add support for MT7986 SoC
date:   2 years, 2 months ago
config: arm64-allmodconfig (https://download.01.org/0day-ci/archive/20231211/202312110210.x3vxq42A-lkp@intel.com/config)
compiler: aarch64-linux-gcc (GCC) 13.2.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20231211/202312110210.x3vxq42A-lkp@intel.com/reproduce)

If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@...el.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202312110210.x3vxq42A-lkp@intel.com/

All warnings (new ones prefixed by >>):

>> drivers/pinctrl/mediatek/pinctrl-mt7986.c:68: warning: Enum value 'GPIO_BASE' not described in enum '(anonymous)'
>> drivers/pinctrl/mediatek/pinctrl-mt7986.c:68: warning: Enum value 'IOCFG_RT_BASE' not described in enum '(anonymous)'
>> drivers/pinctrl/mediatek/pinctrl-mt7986.c:68: warning: Enum value 'IOCFG_RB_BASE' not described in enum '(anonymous)'
   drivers/pinctrl/mediatek/pinctrl-mt7986.c:68: warning: Enum value 'IOCFG_LT_BASE' not described in enum '(anonymous)'
>> drivers/pinctrl/mediatek/pinctrl-mt7986.c:68: warning: Enum value 'IOCFG_LB_BASE' not described in enum '(anonymous)'
   drivers/pinctrl/mediatek/pinctrl-mt7986.c:68: warning: Enum value 'IOCFG_TR_BASE' not described in enum '(anonymous)'
   drivers/pinctrl/mediatek/pinctrl-mt7986.c:68: warning: Enum value 'IOCFG_TL_BASE' not described in enum '(anonymous)'


vim +68 drivers/pinctrl/mediatek/pinctrl-mt7986.c

    13	
    14	#define PIN_FIELD_BASE(_s_pin, _e_pin, _i_base, _s_addr, _x_addrs, _s_bit,	\
    15				_x_bits)	\
    16			PIN_FIELD_CALC(_s_pin, _e_pin, _i_base, _s_addr, _x_addrs, _s_bit,	\
    17				_x_bits, 32, 0)
    18	
    19	/**
    20	 * enum - Locking variants of the iocfg bases
    21	 *
    22	 * MT7986 have multiple bases to program pin configuration listed as the below:
    23	 * iocfg_rt:0x11c30000, iocfg_rb:0x11c40000, iocfg_lt:0x11e20000,
    24	 * iocfg_lb:0x11e30000, iocfg_tr:0x11f00000, iocfg_tl:0x11f10000,
    25	 * _i_based could be used to indicate what base the pin should be mapped into.
    26	 *
    27	 * Each iocfg register base control different group of pads on the SoC
    28	 *
    29	 *
    30	 *  chip carrier
    31	 *
    32	 *      A  B  C  D  E  F  G  H
    33	 *    +------------------------+
    34	 *  8 | o  o  o  o  o  o  o  o |
    35	 *  7 | o  o  o  o  o  o  o  o |
    36	 *  6 | o  o  o  o  o  o  o  o |
    37	 *  5 | o  o  o  o  o  o  o  o |
    38	 *  4 | o  o  o  o  o  o  o  o |
    39	 *  3 | o  o  o  o  o  o  o  o |
    40	 *  2 | o  o  o  o  o  o  o  o |
    41	 *  1 | o  o  o  o  o  o  o  o |
    42	 *    +------------------------+
    43	 *
    44	 *  inside Chip carrier
    45	 *
    46	 *      A  B  C  D  E  F  G  H
    47	 *    +------------------------+
    48	 *  8 |                        |
    49	 *  7 |        TL  TR          |
    50	 *  6 |      +---------+       |
    51	 *  5 |   LT |         | RT    |
    52	 *  4 |      |         |       |
    53	 *  3 |   LB |         | RB    |
    54	 *  2 |      +---------+       |
    55	 *  1 |                        |
    56	 *    +------------------------+
    57	 *
    58	 */
    59	
    60	enum {
    61		GPIO_BASE,
    62		IOCFG_RT_BASE,
    63		IOCFG_RB_BASE,
    64		IOCFG_LT_BASE,
    65		IOCFG_LB_BASE,
    66		IOCFG_TR_BASE,
    67		IOCFG_TL_BASE,
  > 68	};
    69	

-- 
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki