| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20231213060836.29203-3-nandhini.srikandan@intel.com>
Date: Wed, 13 Dec 2023 14:08:36 +0800
From: nandhini.srikandan@...el.com
To: fancer.lancer@...il.com, broonie@...nel.org, robh+dt@...nel.org,
linux-spi@...r.kernel.org, linux-kernel@...r.kernel.org
Cc: devicetree@...r.kernel.org, mgross@...ux.intel.com,
kris.pan@...el.com, kenchappa.demakkanavar@...el.com,
furong.zhou@...el.com, mallikarjunappa.sangannavar@...el.com,
mahesh.r.vaidya@...el.com, nandhini.srikandan@...el.com
Subject: [PATCH v1 2/2] spi: dw: Remove Intel Thunder Bay SOC support
From: Nandhini Srikandan <nandhini.srikandan@...el.com>
Remove Intel Thunder Bay specific code as the product got cancelled and
there are no end customers or users.
Signed-off-by: Nandhini Srikandan <nandhini.srikandan@...el.com>
---
Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.yaml | 2 --
1 file changed, 2 deletions(-)
diff --git a/Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.yaml b/Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.yaml
index 6348a387a21c..fde3776a558b 100644
--- a/Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.yaml
+++ b/Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.yaml
@@ -72,8 +72,6 @@ properties:
- const: snps,dw-apb-ssi
- description: Intel Keem Bay SPI Controller
const: intel,keembay-ssi
- - description: Intel Thunder Bay SPI Controller
- const: intel,thunderbay-ssi
- description: Intel Mount Evans Integrated Management Complex SPI Controller
const: intel,mountevans-imc-ssi
- description: AMD Pensando Elba SoC SPI Controller
--
2.17.1
Powered by blists - more mailing lists