lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <IA1PR20MB49538A79892CC58B13C61DB9BB90A@IA1PR20MB4953.namprd20.prod.outlook.com> Date: Mon, 18 Dec 2023 12:15:14 +0800 From: Inochi Amaoto <inochiama@...look.com> To: Jingbao Qiu <qiujingbao.dlmu@...il.com>, a.zummo@...ertech.it, alexandre.belloni@...tlin.com, robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org, conor@...nel.org, conor+dt@...nel.org, chao.wei@...hgo.com, unicorn_wang@...look.com, paul.walmsley@...ive.com, palmer@...belt.com, aou@...s.berkeley.edu Cc: Inochi Amaoto <inochiama@...look.com>, linux-rtc@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, dlan@...too.org Subject: Re: [PATCH v2 3/3] riscv: dts: sophgo: add rtc dt node for CV1800 >Add the rtc device tree node to cv1800 SoC. > >Signed-off-by: Jingbao Qiu <qiujingbao.dlmu@...il.com> >--- > arch/riscv/boot/dts/sophgo/cv1800b.dtsi | 7 +++++++ > 1 file changed, 7 insertions(+) > >diff --git a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi >index df40e87ee063..429bee76f677 100644 >--- a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi >+++ b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi >@@ -119,5 +119,12 @@ clint: timer@...00000 { > reg = <0x74000000 0x10000>; > interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>; > }; >+ >+ rtc@...5000 { >+ compatible = "sophgo,cv1800-rtc"; >+ reg = <0x5025000 0x1000>, <0x5026000 0x1000>; >+ clocks = <&osc>; IIRC, the clock is not osc, but the clock controller with id CLK_RTC_25M. Please read the manual again and ensure this is the right clock. >+ interrupts = <17 IRQ_TYPE_LEVEL_HIGH>; >+ }; > }; > }; >-- >2.25.1 >
Powered by blists - more mailing lists