linux-kernel - Re: [PATCH v2 2/2] arm64: dts: freescale: add phyGATE-Tauri i.MX 8M Mini Support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date: Wed, 20 Dec 2023 07:56:11 +0000
From: Yannic Moog <Y.Moog@...tec.de>
To: "lukas@...ner.de" <lukas@...ner.de>
CC: "upstream@...ts.phytec.de" <upstream@...ts.phytec.de>,
	"kernel@...gutronix.de" <kernel@...gutronix.de>, "leoyang.li@....com"
	<leoyang.li@....com>, "s.hauer@...gutronix.de" <s.hauer@...gutronix.de>,
	"festevam@...il.com" <festevam@...il.com>, "devicetree@...r.kernel.org"
	<devicetree@...r.kernel.org>, "shawnguo@...nel.org" <shawnguo@...nel.org>,
	"linux-imx@....com" <linux-imx@....com>,
	"linux-arm-kernel@...ts.infradead.org"
	<linux-arm-kernel@...ts.infradead.org>, "linux-kernel@...r.kernel.org"
	<linux-kernel@...r.kernel.org>, "conor+dt@...nel.org" <conor+dt@...nel.org>,
	"krzysztof.kozlowski+dt@...aro.org" <krzysztof.kozlowski+dt@...aro.org>,
	"robh+dt@...nel.org" <robh+dt@...nel.org>, Teresa Remmet <T.Remmet@...tec.de>
Subject: Re: [PATCH v2 2/2] arm64: dts: freescale: add phyGATE-Tauri i.MX 8M
 Mini Support

Hello Lukas,

On Wed, 2023-12-20 at 08:49 +0100, Lukas Wunner wrote:
> On Mon, Sep 25, 2023 at 09:25:19AM +0200, Yannic Moog wrote:
> > phyGATE-Tauri uses a phyCORE-i.MX8MM SoM. Add device tree for the board.
> [...]
> > +	tpm: tpm@1 {
> > +		compatible = "tcg,tpm_tis-spi";
> 
> What's the chip used on this board?  Going forward, the DT schema for TPMs
> requires the exact chip name in addition to the generic "tcg,tpm_tis-spi".

TPM SLB 9670 is used on the board. Thank you for highlighting this.

Yannic

> 
> 
> > +		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
> > +		interrupt-parent = <&gpio2>;
> > +		pinctrl-names = "default";
> > +		pinctrl-0 = <&pinctrl_tpm>;
> > +		reg = <1>;
> > +		spi-max-frequency = <38000000>;
> > +	};
> > +};