lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <CAJM55Z_X9b=TJt7343kQ68ndN1MvH-rFM9hyEZMJRvQnOk72Yg@mail.gmail.com> Date: Wed, 20 Dec 2023 05:59:37 -0800 From: Emil Renner Berthing <emil.renner.berthing@...onical.com> To: Xingyu Wu <xingyu.wu@...rfivetech.com>, Daniel Lezcano <daniel.lezcano@...aro.org>, Thomas Gleixner <tglx@...utronix.de>, Emil Renner Berthing <emil.renner.berthing@...onical.com>, Christophe JAILLET <christophe.jaillet@...adoo.fr> Cc: linux-riscv@...ts.infradead.org, devicetree@...r.kernel.org, Rob Herring <robh+dt@...nel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>, Paul Walmsley <paul.walmsley@...ive.com>, Palmer Dabbelt <palmer@...belt.com>, Albert Ou <aou@...s.berkeley.edu>, Philipp Zabel <p.zabel@...gutronix.de>, Walker Chen <walker.chen@...rfivetech.com>, linux-kernel@...r.kernel.org, Conor Dooley <conor@...nel.org> Subject: Re: [PATCH v8 2/3] clocksource: Add JH7110 timer driver Xingyu Wu wrote: > Add timer driver for the StarFive JH7110 SoC and select it by > CONFIG_SOC_STARFIVE. > > This timer has four free-running and independent 32-bit counters. > Each channel(counter) can trigger an interrupt when timeout even > CPU is sleeping. So this timer is used as global timer and register > clockevent for each CPU core after riscv-timer registration on the > StarFive JH7110 SoC. > > Signed-off-by: Xingyu Wu <xingyu.wu@...rfivetech.com> > --- > MAINTAINERS | 7 + > arch/riscv/Kconfig.socs | 1 + > drivers/clocksource/Kconfig | 9 + > drivers/clocksource/Makefile | 1 + > drivers/clocksource/timer-jh7110.c | 360 +++++++++++++++++++++++++++++ > include/linux/cpuhotplug.h | 1 + > 6 files changed, 379 insertions(+) > create mode 100644 drivers/clocksource/timer-jh7110.c > > diff --git a/MAINTAINERS b/MAINTAINERS > index 9104430e148e..fe0e803606a5 100644 > --- a/MAINTAINERS > +++ b/MAINTAINERS > @@ -20617,6 +20617,13 @@ S: Maintained > F: Documentation/devicetree/bindings/sound/starfive,jh7110-tdm.yaml > F: sound/soc/starfive/jh7110_tdm.c > > +STARFIVE JH7110 TIMER DRIVER > +M: Samin Guo <samin.guo@...rfivetech.com> Last time I sent a mail to samin.guo@...rfivetech.com it bounced. Was that just a temporary error? /Emil > +M: Xingyu Wu <xingyu.wu@...rfivetech.com> > +S: Supported > +F: Documentation/devicetree/bindings/timer/starfive,jh7110-timer.yaml > +F: drivers/clocksource/timer-jh7110.c > + > STARFIVE JH71X0 CLOCK DRIVERS > M: Emil Renner Berthing <kernel@...il.dk> > M: Hal Feng <hal.feng@...rfivetech.com>
Powered by blists - more mailing lists