lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <f5edb2ec-0eea-4faf-a05b-a5d984c8d160@linaro.org> Date: Wed, 3 Jan 2024 14:48:48 +0100 From: Konrad Dybcio <konrad.dybcio@...aro.org> To: Qiang Yu <quic_qianyu@...cinc.com>, andersson@...nel.org, robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org, conor+dt@...nel.org Cc: linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, quic_cang@...cinc.com, quic_mrana@...cinc.com Subject: Re: [PATCH v2] arm64: dts: qcom: sm8550: Increase supported MSI interrupts. On 27.12.2023 04:34, Qiang Yu wrote: > On sm8550, synopsys MSI controller supports 256 MSI interrupts. Hence, > enable all GIC interrupts required by MSI controller for PCIe0 and PCIe1. > > Signed-off-by: Qiang Yu <quic_qianyu@...cinc.com> > --- Reviewed-by: Konrad Dybcio <konrad.dybcio@...aro.org> Konrad
Powered by blists - more mailing lists