| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Mon, 8 Jan 2024 15:54:20 +0200
From: Tomer Maimon <tmaimon77@...il.com>
To: <mturquette@...libre.com>, <sboyd@...nel.org>, <robh+dt@...nel.org>,
<krzysztof.kozlowski+dt@...aro.org>, <tali.perry1@...il.com>,
<joel@....id.au>, <venture@...gle.com>, <yuenn@...gle.com>,
<benjaminfair@...gle.com>
CC: <openbmc@...ts.ozlabs.org>, <linux-clk@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <devicetree@...r.kernel.org>, Tomer Maimon
<tmaimon77@...il.com>
Subject: [PATCH v22 7/8] arm64: dts: nuvoton: npcm8xx: replace reg with syscon property
Replace reg with syscon property since the clock registers handle the
reset registers as well.
Signed-off-by: Tomer Maimon <tmaimon77@...il.com>
---
arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi b/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi
index 7d5956e2c9f3..5cc0efdbb3c7 100644
--- a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi
+++ b/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi
@@ -59,10 +59,10 @@ rstc: reset-controller@...01000 {
nuvoton,sysgcr = <&gcr>;
};
- clk: clock-controller@...01000 {
+ clk: clock-controller {
compatible = "nuvoton,npcm845-clk";
#clock-cells = <1>;
- reg = <0x0 0xf0801000 0x0 0x1000>;
+ nuvoton,sysclk = <&clk_rst>;
clocks = <&refclk>;
clock-names = "refclk";
};
--
2.34.1
Powered by blists - more mailing lists