| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <160ee086771703c951c5522d997662aeac122a28.1704788539.git.ysato@users.sourceforge.jp>
Date: Tue, 9 Jan 2024 17:23:09 +0900
From: Yoshinori Sato <ysato@...rs.sourceforge.jp>
To: linux-sh@...r.kernel.org
Cc: Yoshinori Sato <ysato@...rs.sourceforge.jp>,
Damien Le Moal <dlemoal@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
Geert Uytterhoeven <geert+renesas@...der.be>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Maarten Lankhorst <maarten.lankhorst@...ux.intel.com>,
Maxime Ripard <mripard@...nel.org>,
Thomas Zimmermann <tzimmermann@...e.de>,
David Airlie <airlied@...il.com>,
Daniel Vetter <daniel@...ll.ch>,
Thomas Gleixner <tglx@...utronix.de>,
Lorenzo Pieralisi <lpieralisi@...nel.org>,
Krzysztof Wilczyński <kw@...ux.com>,
Bjorn Helgaas <bhelgaas@...gle.com>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Jiri Slaby <jirislaby@...nel.org>,
Magnus Damm <magnus.damm@...il.com>,
Daniel Lezcano <daniel.lezcano@...aro.org>,
Rich Felker <dalias@...c.org>,
John Paul Adrian Glaubitz <glaubitz@...sik.fu-berlin.de>,
Lee Jones <lee@...nel.org>,
Helge Deller <deller@....de>,
Heiko Stuebner <heiko@...ech.de>,
Jernej Skrabec <jernej.skrabec@...il.com>,
Chris Morgan <macromorgan@...mail.com>,
Yang Xiwen <forbidden405@...mail.com>,
Sebastian Reichel <sre@...nel.org>,
Linus Walleij <linus.walleij@...aro.org>,
Randy Dunlap <rdunlap@...radead.org>,
Arnd Bergmann <arnd@...db.de>,
Vlastimil Babka <vbabka@...e.cz>,
Hyeonggon Yoo <42.hyeyoo@...il.com>,
David Rientjes <rientjes@...gle.com>,
Baoquan He <bhe@...hat.com>,
Andrew Morton <akpm@...ux-foundation.org>,
Guenter Roeck <linux@...ck-us.net>,
Stephen Rothwell <sfr@...b.auug.org.au>,
Azeem Shaikh <azeemshaikh38@...il.com>,
Javier Martinez Canillas <javierm@...hat.com>,
Max Filippov <jcmvbkbc@...il.com>,
Palmer Dabbelt <palmer@...osinc.com>,
Bin Meng <bmeng@...ylab.org>,
Jonathan Corbet <corbet@....net>,
Jacky Huang <ychuang3@...oton.com>,
Lukas Bulwahn <lukas.bulwahn@...il.com>,
Biju Das <biju.das.jz@...renesas.com>,
Uwe Kleine-König <u.kleine-koenig@...gutronix.de>,
Sam Ravnborg <sam@...nborg.org>,
Sergey Shtylyov <s.shtylyov@....ru>,
Michael Karcher <kernel@...rcher.dialup.fu-berlin.de>,
Laurent Pinchart <laurent.pinchart+renesas@...asonboard.com>,
linux-ide@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
linux-renesas-soc@...r.kernel.org,
linux-clk@...r.kernel.org,
dri-devel@...ts.freedesktop.org,
linux-pci@...r.kernel.org,
linux-serial@...r.kernel.org,
linux-fbdev@...r.kernel.org
Subject: [DO NOT MERGE v6 12/37] dt-bindings: pci: pci-sh7751: Add SH7751 PCI
Renesas SH7751 PCI Controller json-schema.
Signed-off-by: Yoshinori Sato <ysato@...rs.sourceforge.jp>
---
.../bindings/pci/renesas,sh7751-pci.yaml | 150 ++++++++++++++++++
1 file changed, 150 insertions(+)
create mode 100644 Documentation/devicetree/bindings/pci/renesas,sh7751-pci.yaml
diff --git a/Documentation/devicetree/bindings/pci/renesas,sh7751-pci.yaml b/Documentation/devicetree/bindings/pci/renesas,sh7751-pci.yaml
new file mode 100644
index 000000000000..45e5a19e7d0f
--- /dev/null
+++ b/Documentation/devicetree/bindings/pci/renesas,sh7751-pci.yaml
@@ -0,0 +1,150 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/pci/renesas,sh7751-pci.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Renesas SH7751 PCI Host controller
+
+maintainers:
+ - Yoshinori Sato <ysato@...rs.sourceforge.jp>
+
+allOf:
+ - $ref: /schemas/pci/pci-bus.yaml#
+
+properties:
+ compatible:
+ const: renesas,sh7751-pci
+
+ reg:
+ minItems: 2
+ maxItems: 2
+
+ reg-names:
+ items:
+ - const: PCI Controller
+ - const: Bus State Controller
+
+ "#interrupt-cells":
+ const: 1
+
+ "#address-cells":
+ const: 3
+
+ "#size-cells":
+ const: 2
+
+ ranges: true
+
+ dma-ranges: true
+
+ interrupt-controller: true
+
+ renesas,bus-arbit-round-robin:
+ $ref: /schemas/types.yaml#/definitions/flag
+ description: |
+ Set DMA bus arbitration to round robin.
+
+ pci-command-reg-fast-back-to-back:
+ $ref: /schemas/types.yaml#/definitions/flag
+ description: |
+ Set for PCI command register Fast Back-to-Back enable bit.
+
+ pci-command-reg-serr:
+ $ref: /schemas/types.yaml#/definitions/flag
+ description: |
+ Set for PCI command register SERR# enable.
+
+ pci-command-reg-wait-cycle-control:
+ $ref: /schemas/types.yaml#/definitions/flag
+ description: |
+ Set for PCI command register Wait cycle control bit.
+
+ pci-command-reg-parity-error-response:
+ $ref: /schemas/types.yaml#/definitions/flag
+ description: |
+ Set for PCI Command register Parity error response bit.
+
+ pci-command-reg-vga-snoop:
+ $ref: /schemas/types.yaml#/definitions/flag
+ description: |
+ Set for PCI Command register VGA palette snoop bit.
+
+ pci-command-reg-write-invalidate:
+ $ref: /schemas/types.yaml#/definitions/flag
+ description: |
+ Set for PCI Command register Memory write and invaldate enable bit.
+
+ pci-command-reg-special-cycle:
+ $ref: /schemas/types.yaml#/definitions/flag
+ description: |
+ Set for PCI Command register Special cycle bit.
+
+ pci-command-reg-bus-master:
+ $ref: /schemas/types.yaml#/definitions/flag
+ description: |
+ Set for PCI Command register Bus master bit.
+
+ pci-command-reg-memory-space:
+ $ref: /schemas/types.yaml#/definitions/flag
+ description: |
+ Set for PCI Command register Memory space bit.
+
+ pci-command-reg-io-space:
+ $ref: /schemas/types.yaml#/definitions/flag
+ description: |
+ Set for PCI Command register I/O space bit.
+
+ pci-bar:
+ $ref: /schemas/types.yaml#/definitions/uint32-matrix
+ description: Overwrite to PCI CONFIG Base Address Registers value.
+ items:
+ items:
+ - description: BAR register number
+ - description: BAR register value
+ minItems: 1
+ maxItems: 6
+
+required:
+ - compatible
+ - reg
+ - "#interrupt-cells"
+ - "#address-cells"
+ - "#size-cells"
+ - ranges
+ - interrupt-map
+ - interrupt-map-mask
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ pci@...00000 {
+ compatible = "renesas,sh7751-pci";
+ #address-cells = <3>;
+ #size-cells = <2>;
+ #interrupt-cells = <1>;
+ interrupt-controller;
+ device_type = "pci";
+ bus-range = <0 0>;
+ ranges = <0x02000000 0 0xfd000000 0xfd000000 0 0x01000000>,
+ <0x01000000 0 0x00000000 0xfe240000 0 0x00040000>;
+ dma-ranges = <0x02000000 0 0xc000000 0x0c000000 0 0x04000000>;
+ reg = <0xfe200000 0x0400>,
+ <0xff800000 0x0100>;
+ interrupt-map = <0x0000 0 0 1 &julianintc 5>,
+ <0x0000 0 0 2 &julianintc 6>,
+ <0x0000 0 0 3 &julianintc 7>,
+ <0x0000 0 0 4 &julianintc 8>,
+ <0x0800 0 0 1 &julianintc 6>,
+ <0x0800 0 0 2 &julianintc 7>,
+ <0x0800 0 0 3 &julianintc 8>,
+ <0x0800 0 0 4 &julianintc 5>,
+ <0x1000 0 0 1 &julianintc 7>,
+ <0x1000 0 0 2 &julianintc 8>,
+ <0x1000 0 0 3 &julianintc 5>,
+ <0x1000 0 0 4 &julianintc 6>;
+ pci-bar = <0 0xab000001>, <2 0xd0000000>;
+ pci-command-reg-io-space;
+ interrupt-map-mask = <0x1800 0 0 7>;
+ };
--
2.39.2
Powered by blists - more mailing lists