[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20240109-axi-spi-engine-series-3-v1-0-e42c6a986580@baylibre.com>
Date: Wed, 10 Jan 2024 13:49:41 -0600
From: David Lechner <dlechner@...libre.com>
To: Mark Brown <broonie@...nel.org>,
Jonathan Cameron <jic23@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
Michael Hennerich <michael.hennerich@...log.com>,
Nuno Sá <nuno.sa@...log.com>,
Frank Rowand <frowand.list@...il.com>
Cc: David Lechner <dlechner@...libre.com>,
Thierry Reding <thierry.reding@...il.com>,
Uwe Kleine-König <u.kleine-koenig@...gutronix.de>,
Jonathan Corbet <corbet@....net>,
linux-spi@...r.kernel.org,
linux-iio@...r.kernel.org,
devicetree@...r.kernel.org,
linux-doc@...r.kernel.org,
linux-pwm@...r.kernel.org,
linux-kernel@...r.kernel.org,
Lars-Peter Clausen <lars@...afoo.de>
Subject: [PATCH 00/13] spi: axi-spi-engine: add offload support
This is the culmination of the previous AXI SPI Engine improvement
series [1] and [2] where we made fixes and improvements to prepare
for adding offload support.
Simply put, "offload" support is defined as a capability of advanced
SPI controllers to record a series of SPI transactions and then play
them back using a hardware trigger. This allows operations to be
performed, possibly repeating many times, without any CPU intervention.
The offload hardware interface consists of a trigger input and a data
output for the RX data. These are connected to other hardware external
to the SPI controller.
To record one or more transactions, commands and TX data are written
to FIFOs on the controller (RX buffer is not used since RX data gets
piped to external hardware). This sequence of transactions can then be
played back when the trigger input is asserted.
This series includes core SPI support along with the first SPI
controller (AXI SPI Engine) and SPI peripheral (AD7380 ADC) that use
them. This enables capturing analog data at 2 million samples per second
with virtually no jitter.
The hardware setup looks like this:
+-------------------------------+ +------------------+
| | | |
| SOC/FPGA | | AD7380 ADC |
| +---------------------+ | | |
| | AXI SPI Engine | | | |
| | SDO/SDI/SCK/CS ============ SDI/SDO/SCK/CS |
| | | | | |
| | +---------------+ | | | |
| | | Offload 0 | | | +------------------+
| | | RX DATA OUT > > > > |
| | | TRIGGER IN < < < v |
| | +---------------+ | ^ v |
| +---------------------+ ^ v |
| | AXI PWM | ^ v |
| | CH0 > ^ v |
| +---------------------+ v |
| | AXI DMA | v |
| | CH0 < < < |
| +---------------------+ |
| |
+-------------------------------+
This series adds support in three phases.
1. Adding support in the SPI subsystem.
This is broken down into two parts.
1. Adding offload support to the SPI core.
* "spi: add core support for controllers with offload capabilities"
2. Implementing the new offload interface in the AXI SPI Engine
controller driver.
Prerequisites to avoid errors with new DT bindings:
* "scripts: dtc: checks: don't warn on SPI non-peripheral child
nodes"
* "spi: do not attempt to register DT nodes without @ in name"
DT bindings and corresponding driver changes:
* "spi: dt-bindings: adi,axi-spi-engine: add offload bindings"
* "spi: axi-spi-engine: add SPI offload support"
RFC question for this part: I have made the device tree bindings
specific to the controller. Would it be better to make them generic
SPI bindings since offload is intended to be a generic SPI feature?
Or should we require each controller to have its own bindings?
2. Adding a new offload hardware trigger buffer driver in the IIO
subsystem.
Since offloads are generic, we need to specify what is attached to
the trigger input and the data output. This is modeled as a platform
device that uses a compatible string to specify what is connected.
In this case, we have a PWM that is used to periodically trigger
the offload to read a sample from the ADC. The received data is then
piped to a DMA channel that transfers it to an IIO buffer.
This is broken down into two parts.
1. Adding a generic interface/helper functions for hardware
triggered hardware buffers.
* "iio: buffer: add hardware triggered buffer support"
* "iio: buffer: dmaengine: add INDIO_HW_BUFFER_TRIGGERED flag"
* "iio: buffer: add new hardware triggered buffer driver"
2. Adding a specific implementation of this interface for this
particular hardware configuration.
Prerequisites for new driver:
* "bus: auxiliary: increase AUXILIARY_NAME_SIZE"
* "iio: buffer: dmaengine: export devm_iio_dmaengine_buffer_alloc()"
DT bindings and corresponding new driver:
* "dt-bindings: iio: offload: add binding for PWM/DMA triggered
buffer"
* "iio: offload: add new PWM triggered DMA buffer driver"
3. Adding offload support to the AD7380 ADC driver.
Once the two components above are in place, we can add offload
support to the AD7380 ADC driver.
* "iio: adc: ad7380: add SPI offload support"
Build and runtime dependencies:
* The "spi: axi-spi-engine:" patch depends on the previous to series
[1] and [2] to apply cleanly (these have been applied to spi/for-6.8).
* The "iio: adc: ad7380:" patch depends on the driver introduced in [3]
(accepted but not applied yet).
* The "iio: buffer:" patches have a runtime dependency on [4] to
function properly.
* A branch with all dependencies and additional patches for a full
working system can be found at [5].
[1]: https://lore.kernel.org/linux-spi/20231117-axi-spi-engine-series-1-v1-0-cc59db999b87@baylibre.com
[2]: https://lore.kernel.org/linux-spi/20231204-axi-spi-engine-series-2-v1-0-063672323fce@baylibre.com
[3]: https://lore.kernel.org/linux-iio/20231215-ad7380-mainline-v3-0-7a11ebf642b9@baylibre.com
[4]: https://lore.kernel.org/linux-iio/20240108200647.3916681-1-dlechner@baylibre.com
[5]: https://github.com/analogdevicesinc/linux/tree/dlech/spi-engine-offload-ad7980
---
David Lechner (13):
spi: add core support for controllers with offload capabilities
scripts: dtc: checks: don't warn on SPI non-peripheral child nodes
spi: do not attempt to register DT nodes without @ in name
spi: dt-bindings: adi,axi-spi-engine: add offload bindings
spi: axi-spi-engine: add SPI offload support
iio: buffer: add hardware triggered buffer support
iio: buffer: dmaengine: add INDIO_HW_BUFFER_TRIGGERED flag
iio: buffer: add new hardware triggered buffer driver
bus: auxiliary: increase AUXILIARY_NAME_SIZE
iio: buffer: dmaengine: export devm_iio_dmaengine_buffer_alloc()
dt-bindings: iio: offload: add binding for PWM/DMA triggered buffer
iio: offload: add new PWM triggered DMA buffer driver
iio: adc: ad7380: add SPI offload support
.../adi,spi-offload-pwm-trigger-dma-buffer.yaml | 59 +++++
.../spi/adi,axi-spi-engine-peripheral-props.yaml | 24 ++
.../bindings/spi/adi,axi-spi-engine.yaml | 49 +++-
.../bindings/spi/spi-peripheral-props.yaml | 1 +
Documentation/driver-api/driver-model/devres.rst | 2 +
drivers/iio/Kconfig | 1 +
drivers/iio/Makefile | 1 +
drivers/iio/adc/Kconfig | 1 +
drivers/iio/adc/ad7380.c | 84 ++++++-
drivers/iio/buffer/Kconfig | 7 +
drivers/iio/buffer/Makefile | 1 +
drivers/iio/buffer/industrialio-buffer-dmaengine.c | 5 +-
.../iio/buffer/industrialio-hw-triggered-buffer.c | 105 ++++++++
drivers/iio/industrialio-buffer.c | 43 +++-
drivers/iio/offload/Kconfig | 21 ++
drivers/iio/offload/Makefile | 2 +
drivers/iio/offload/iio-pwm-triggered-dma-buffer.c | 212 ++++++++++++++++
drivers/spi/spi-axi-spi-engine.c | 270 +++++++++++++++++++++
drivers/spi/spi.c | 43 +++-
include/linux/iio/buffer-dmaengine.h | 2 +
include/linux/iio/hw_triggered_buffer.h | 14 ++
include/linux/iio/hw_triggered_buffer_impl.h | 16 ++
include/linux/iio/iio.h | 16 +-
include/linux/mod_devicetable.h | 2 +-
include/linux/spi/spi.h | 123 ++++++++++
scripts/dtc/checks.c | 4 +
26 files changed, 1092 insertions(+), 16 deletions(-)
---
base-commit: 036589475658287626a9bb78bcb8538a33d3ed34
prerequisite-patch-id: a57defd70c3f6e806bdff12d940a1c1d3f1ec78f
change-id: 20231215-axi-spi-engine-series-3-1c6a584d408d
Powered by blists - more mailing lists