lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date: Sat, 13 Jan 2024 16:14:03 +0000
From: Jonathan Cameron <jic23@...nel.org>
To: David Lechner <dlechner@...libre.com>
Cc: linux-iio@...r.kernel.org, devicetree@...r.kernel.org, Rob Herring
 <robh+dt@...nel.org>, Krzysztof Kozlowski
 <krzysztof.kozlowski+dt@...aro.org>, Conor Dooley <conor+dt@...nel.org>,
 Michael Hennerich <michael.hennerich@...log.com>, Nuno Sá
 <nuno.sa@...log.com>, Liam Girdwood <lgirdwood@...il.com>, Mark Brown
 <broonie@...nel.org>, linux-kernel@...r.kernel.org, Stefan Popa
 <stefan.popa@...log.com>
Subject: Re: [PATCH v4 0/2] iio: adc: add new ad7380 driver

On Wed, 10 Jan 2024 14:28:39 -0600
David Lechner <dlechner@...libre.com> wrote:

> This series is adding a new driver for the Analog Devices Inc. AD7380,
> AD7381, AD7383, and AD7384 ADCs. These chips are part of a family of
> simultaneous sampling SAR ADCs.
> 
> One quirk of these chips is that since they are simultaneous sampling,
> they have multiple SPI data output lines that allow transferring two
> data words (one for each input channel) at the same time. So a new
> generic devicetree binding is added to describe this sort of SPI bus
> configuration.
> 
> To keep things simple, the initial driver implementation only supports
> the 2-channel differential chips listed above. There are also 4-channel
> differential chips and 4-channel single-ended chips in the family that
> can be added later.
> 
> Furthermore, the driver is just implementing basic support for capturing
> data. Additional features like interrupts, CRC, etc. can be added later.
> 
> Also, FYI, this driver will also be used as the base for an upcoming
> series adding AXI SPI Engine offload support for these chips along with
> [1].
> 
> This work is being done by BayLibre and on behalf of Analog Devices Inc.
> hence the maintainers are @analog.com.
> 
> [1]: https://lore.kernel.org/linux-spi/20231204-axi-spi-engine-series-2-v1-0-063672323fce@baylibre.com/
Series applied to the togreg branch of iio.git though that is only pushed
out as testing for now as I'll be rebasing it on rc1 once available.

Jonathan

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ