lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <6cc108e8-1d5e-4942-a969-f751f481392a@amd.com>
Date: Mon, 22 Jan 2024 14:15:07 +0100
From: Michal Simek <michal.simek@....com>
To: linux-kernel@...r.kernel.org, monstr@...str.eu, michal.simek@...inx.com,
 git@...inx.com
Cc: Conor Dooley <conor+dt@...nel.org>,
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
 Rob Herring <robh+dt@...nel.org>,
 "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
 <devicetree@...r.kernel.org>,
 "moderated list:ARM/ZYNQ ARCHITECTURE" <linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH 00/14] arm64: zynqmp: Some DT alignment



On 1/8/24 16:39, Michal Simek wrote:
> Hi,
> 
> I am sending couple of patches to update DTs for current ZynqMP boards.
> All should be aligned with the latest DT binding and should also solve all
> build issues reported by W=1.
> 
> Thanks,
> Michal
> 
> 
> Ilias Apalodimas (1):
>    arm64: zynqmp: Add an OP-TEE node to the device tree
> 
> Michal Simek (9):
>    arm64: xilinx: Move address/size-cells to proper locations
>    arm64: zynqmp: Setup default si570 frequency to 156.25MHz
>    arm64: zynqmp: Describe assigned-clocks for uarts
>    arm64: zynqmp: Fix comment to be aligned with board name.
>    arm64: zynqmp: Introduce u-boot options node with bootscr-address
>    arm64: zynqmp: Remove incorrect comment from kv260s
>    arm64: zynqmp: Rename i2c?-gpio to i2c?-gpio-grp
>    arm64: zynqmp: Comment all smmu entries
>    arm64: zynqmp: Align usb clock nodes with binding
> 
> Neal Frager (1):
>    arm64: zynqmp: Add output-enable pins to SOMs
> 
> Srinivas Neeli (1):
>    arm64: zynqmp: Add resets property for CAN nodes
> 
> Tejas Bhumkar (1):
>    arm64: zynqmp: Disable Tri-state for MIO38 Pin
> 
> Thippeswamy Havalige (1):
>    arm64: zynqmp: Update ECAM size to discover up to 256 buses
> 
>   .../arm64/boot/dts/xilinx/zynqmp-clk-ccf.dtsi | 16 ++-
>   .../boot/dts/xilinx/zynqmp-sck-kv-g-revA.dtso | 36 ++++++-
>   .../boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso | 37 ++++++-
>   .../boot/dts/xilinx/zynqmp-sm-k26-revA.dts    |  6 ++
>   .../boot/dts/xilinx/zynqmp-zc1232-revA.dts    |  2 +
>   .../boot/dts/xilinx/zynqmp-zc1254-revA.dts    |  2 +
>   .../dts/xilinx/zynqmp-zc1751-xm015-dc1.dts    |  6 +-
>   .../dts/xilinx/zynqmp-zc1751-xm016-dc2.dts    | 10 +-
>   .../dts/xilinx/zynqmp-zc1751-xm017-dc3.dts    |  2 +
>   .../dts/xilinx/zynqmp-zc1751-xm018-dc4.dts    |  2 +
>   .../dts/xilinx/zynqmp-zc1751-xm019-dc5.dts    |  4 +-
>   .../boot/dts/xilinx/zynqmp-zcu100-revC.dts    |  4 +-
>   .../boot/dts/xilinx/zynqmp-zcu102-revA.dts    | 12 ++-
>   .../boot/dts/xilinx/zynqmp-zcu104-revA.dts    |  6 +-
>   .../boot/dts/xilinx/zynqmp-zcu104-revC.dts    |  6 +-
>   .../boot/dts/xilinx/zynqmp-zcu106-revA.dts    | 12 ++-
>   .../boot/dts/xilinx/zynqmp-zcu111-revA.dts    | 10 +-
>   .../boot/dts/xilinx/zynqmp-zcu1275-revA.dts   |  4 +-
>   arch/arm64/boot/dts/xilinx/zynqmp.dtsi        | 97 ++++++++++---------
>   19 files changed, 204 insertions(+), 70 deletions(-)
> 

Applied 2-14 patches. Patch 1 should be revisit based on discussion with 
Krzysztof here
https://lore.kernel.org/all/f2c1cae3b845d4609f8181f2dcb09a55f705667c.1704893723.git.michal.simek@amd.com/


Thanks,
Michal


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ