linux-kernel - Re: [PATCH v10] phy: qualcomm: phy-qcom-qmp-ufs: Add High Speed Gear 5 support for SM8550

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-Id: <170601964819.371263.15091699444243668502.b4-ty@kernel.org>
Date: Tue, 23 Jan 2024 19:50:48 +0530
From: Vinod Koul <vkoul@...nel.org>
To: bvanassche@....org, mani@...nel.org, abel.vesa@...aro.org, 
 dmitry.baryshkov@...aro.org, neil.armstrong@...aro.org, 
 Can Guo <quic_cang@...cinc.com>
Cc: linux-phy@...ts.infradead.org, linux-arm-msm@...r.kernel.org, 
 linux-kernel@...r.kernel.org, Andy Gross <agross@...nel.org>, 
 Bjorn Andersson <andersson@...nel.org>, 
 Konrad Dybcio <konrad.dybcio@...aro.org>, 
 Kishon Vijay Abraham I <kishon@...nel.org>
Subject: Re: [PATCH v10] phy: qualcomm: phy-qcom-qmp-ufs: Add High Speed
 Gear 5 support for SM8550


On Mon, 25 Dec 2023 18:31:30 -0800, Can Guo wrote:
> On SM8550, two sets of UFS PHY settings are provided, one set is to support
> HS-G5, another set is to support HS-G4 and lower gears. The two sets of PHY
> settings are programming different values to different registers, mixing
> the two sets and/or overwriting one set with another set is definitely not
> blessed by UFS PHY designers.
> 
> To add HS-G5 support for SM8550, split the two sets of PHY settings into
> their dedicated overlay tables, only the common parts of the two sets of
> PHY settings are left in the .tbls.
> 
> [...]

Applied, thanks!

[1/1] phy: qualcomm: phy-qcom-qmp-ufs: Add High Speed Gear 5 support for SM8550
      commit: b34ae8598c9c3a95e7f8eaeaa1fcf6fdba0aef68

Best regards,
-- 
~Vinod