linux-kernel - Re: [PATCH V2 6/6] dt-bindings: pwm: sprd: Add sprd,mod attribute

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date: Thu, 25 Jan 2024 17:24:33 +0000
From: Conor Dooley <conor@...nel.org>
To: Wenhua Lin <Wenhua.Lin@...soc.com>
Cc: Uwe Kleine-König <u.kleine-koenig@...gutronix.de>,
	Rob Herring <robh+dt@...nel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
	Conor Dooley <conor+dt@...nel.org>,
	Orson Zhai <orsonzhai@...il.com>,
	Baolin Wang <baolin.wang@...ux.alibaba.com>,
	Chunyan Zhang <zhang.lyra@...il.com>, linux-pwm@...r.kernel.org,
	devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
	wenhua lin <wenhua.lin1994@...il.com>,
	Xiongpeng Wu <xiongpeng.wu@...soc.com>,
	zhaochen su <zhaochen.su29@...il.com>,
	Zhaochen Su <Zhaochen.Su@...soc.com>,
	Xiaolong Wang <Xiaolong.Wang@...soc.com>
Subject: Re: [PATCH V2 6/6] dt-bindings: pwm: sprd: Add sprd,mod attribute

On Thu, Jan 25, 2024 at 10:55:33AM +0800, Wenhua Lin wrote:
> Add sprd,mod attribute, which set the number of different
> duty cycles that PWM's waveform could output, to dts.
> 
> Signed-off-by: Wenhua Lin <Wenhua.Lin@...soc.com>
> ---
>  Documentation/devicetree/bindings/pwm/pwm-sprd.yaml | 12 ++++++++++++
>  1 file changed, 12 insertions(+)
> 
> diff --git a/Documentation/devicetree/bindings/pwm/pwm-sprd.yaml b/Documentation/devicetree/bindings/pwm/pwm-sprd.yaml
> index 02e039fee3b4..7c956b840fa1 100644
> --- a/Documentation/devicetree/bindings/pwm/pwm-sprd.yaml
> +++ b/Documentation/devicetree/bindings/pwm/pwm-sprd.yaml
> @@ -55,6 +55,16 @@ properties:
>      minItems: 4
>      maxItems: 4
>  
> +  sprd,mod:
> +    $ref: /schemas/types.yaml#/definitions/uint32-array
> +    minItems: 4
> +    maxItems: 4
> +    items:
> +      minimum: 0xFF
> +      maximum: 0xFFF
> +    description: |
> +      The number of different duty cycles that could be set for PWM's waveform output.

Why is this not a fixed value for a given SoC? Given the description, it
certainly sounds like something that does not vary on a per device
basis.

Thanks,
Conor.

> +
>    "#pwm-cells":
>      const: 2
>  
> @@ -63,6 +73,7 @@ required:
>    - reg
>    - clocks
>    - clock-names
> +  - sprd,mod
>  
>  additionalProperties: false
>  
> @@ -88,6 +99,7 @@ examples:
>                                   <&ext_26m>,
>                                   <&ext_26m>,
>                                   <&ext_26m>;
> +        sprd,mod = <0xFF 0x1FF 0x3FF 0xFFF>;
>          #pwm-cells = <2>;
>      };
>  
> -- 
> 2.17.1
> 

Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)