[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d576e655-5d00-44ff-9405-0fceaa2d3935@linaro.org>
Date: Fri, 26 Jan 2024 00:24:59 +0200
From: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
To: Luca Weiss <luca@...tu.xyz>, ~postmarketos/upstreaming@...ts.sr.ht,
phone-devel@...r.kernel.org, Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konrad.dybcio@...aro.org>, Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>, Vladimir Lypak <vladimir.lypak@...il.com>
Cc: linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH RFC 1/2] arm64: dts: qcom: msm8953: Add GPU IOMMU
On 25/01/2024 23:56, Luca Weiss wrote:
> From: Vladimir Lypak <vladimir.lypak@...il.com>
>
> Add the IOMMU used for the GPU on MSM8953.
>
> Signed-off-by: Vladimir Lypak <vladimir.lypak@...il.com>
> ---
> arch/arm64/boot/dts/qcom/msm8953.dtsi | 31 +++++++++++++++++++++++++++++++
> 1 file changed, 31 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/msm8953.dtsi b/arch/arm64/boot/dts/qcom/msm8953.dtsi
> index dcb5c98b793c..91d083871ab0 100644
> --- a/arch/arm64/boot/dts/qcom/msm8953.dtsi
> +++ b/arch/arm64/boot/dts/qcom/msm8953.dtsi
> @@ -1046,6 +1046,37 @@ mdss_dsi1_phy: phy@...6400 {
> };
> };
>
> + gpu_iommu: iommu@...8000 {
Nit: most of the platforms use the adreno_smmu label. But maybe the
msm-iommu vs arm-smmu makes difference here.
Nevertheless:
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
> + compatible = "qcom,msm8953-iommu", "qcom,msm-iommu-v2";
> + ranges = <0 0x01c48000 0x8000>;
> +
> + clocks = <&gcc GCC_OXILI_AHB_CLK>,
> + <&gcc GCC_BIMC_GFX_CLK>;
> + clock-names = "iface", "bus";
> +
> + power-domains = <&gcc OXILI_CX_GDSC>;
> +
> + qcom,iommu-secure-id = <18>;
> +
> + #address-cells = <1>;
> + #iommu-cells = <1>;
> + #size-cells = <1>;
> +
> + /* gfx3d_user */
> + iommu-ctx@0 {
> + compatible = "qcom,msm-iommu-v2-ns";
> + reg = <0x0000 0x1000>;
> + interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>;
> + };
> +
> + /* gfx3d_secure */
> + iommu-ctx@...0 {
> + compatible = "qcom,msm-iommu-v2-sec";
> + reg = <0x2000 0x1000>;
> + interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>;
> + };
> + };
> +
> apps_iommu: iommu@...0000 {
> compatible = "qcom,msm8953-iommu", "qcom,msm-iommu-v1";
> ranges = <0 0x01e20000 0x20000>;
>
--
With best wishes
Dmitry
Powered by blists - more mailing lists