[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20240126093828.14131-1-taoqi10@huawei.com>
Date: Fri, 26 Jan 2024 17:38:24 +0800
From: Qi Tao <taoqi10@...wei.com>
To: <herbert@...dor.apana.org.au>, <davem@...emloft.net>,
<liulongfang@...wei.com>
CC: <linux-kernel@...r.kernel.org>, <linux-crypto@...r.kernel.org>
Subject: [PATCH v2 0/4] some updates and cleanups for hisilicon/sec2.
This seires patch mainly add some RAS registers to enhance the
DFX positioning function and fix some cleanup issues.
[PATCH v1 3/4] -> [PATCH v2 3/4]
sec_sqe3->c_len_ivin |= cpu_to_le32(c_req->c_len);
- sec_sqe3->tag = cpu_to_le64((unsigned long)(uintptr_t)req);
+ sec_sqe3->tag = cpu_to_le64((unsigned long)req);
Other patches are not modified.
Qi Tao (3):
crypto: hisilicon/sec2 - updates the sec DFX function register
crypto: hisilicon/sec2 - modify nested macro call
crypto: hisilicon/sec2 - fix some cleanup issues
Wenkai Lin (1):
crypto: hisilicon/sec - remove unused parameter
drivers/crypto/hisilicon/sec2/sec_crypto.c | 33 ++++++++--------------
drivers/crypto/hisilicon/sec2/sec_main.c | 5 ++++
2 files changed, 17 insertions(+), 21 deletions(-)
--
2.33.0
Powered by blists - more mailing lists