[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20240127084258.68302-2-eugen.hristev@collabora.com>
Date: Sat, 27 Jan 2024 10:42:58 +0200
From: Eugen Hristev <eugen.hristev@...labora.com>
To: linux-media@...r.kernel.org,
devicetree@...r.kernel.org,
linux-mediatek@...ts.infradead.org,
bin.liu@...iatek.com
Cc: linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
angelogioacchino.delregno@...labora.com,
kernel@...labora.com,
eugen.hristev@...labora.com,
matthias.bgg@...il.com,
Allen-KH Cheng <allen-kh.cheng@...iatek.com>,
Hsin-Yi Wang <hsinyi@...omium.org>,
Max Staudt <mstaudt@...omium.org>,
Ricardo Ribalda <ribalda@...omium.org>
Subject: [PATCH v3 2/2] arm64: dts: mediatek: mt8186: Add jpgenc node
From: Allen-KH Cheng <allen-kh.cheng@...iatek.com>
Add JPEG encoder node.
Signed-off-by: Allen-KH Cheng <allen-kh.cheng@...iatek.com>
Reviewed-by: Hsin-Yi Wang <hsinyi@...omium.org>
Reviewed-by: Max Staudt <mstaudt@...omium.org>
Tested-by: Max Staudt <mstaudt@...omium.org>
Reviewed-by: Ricardo Ribalda <ribalda@...omium.org>
[eugen.hristev@...labora.com: minor cleanup]
Signed-off-by: Eugen Hristev <eugen.hristev@...labora.com>
---
Changes in v3:
-none
Changes in v2:
- renamed node
- reordered props
arch/arm64/boot/dts/mediatek/mt8186.dtsi | 13 +++++++++++++
1 file changed, 13 insertions(+)
diff --git a/arch/arm64/boot/dts/mediatek/mt8186.dtsi b/arch/arm64/boot/dts/mediatek/mt8186.dtsi
index 37a84d88036a..c93a8b82db76 100644
--- a/arch/arm64/boot/dts/mediatek/mt8186.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8186.dtsi
@@ -2054,6 +2054,19 @@ venc: video-encoder@...20000 {
mediatek,scp = <&scp>;
};
+ jpgenc: jpeg-encoder@...30000 {
+ compatible = "mediatek,mt8186-jpgenc", "mediatek,mtk-jpgenc";
+ reg = <0 0x17030000 0 0x10000>;
+ interrupts = <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH 0>;
+ clocks = <&vencsys CLK_VENC_CKE2_JPGENC>;
+ clock-names = "jpgenc";
+ iommus = <&iommu_mm IOMMU_PORT_L7_JPGENC_Y_RDMA>,
+ <&iommu_mm IOMMU_PORT_L7_JPGENC_C_RDMA>,
+ <&iommu_mm IOMMU_PORT_L7_JPGENC_Q_TABLE>,
+ <&iommu_mm IOMMU_PORT_L7_JPGENC_BSDMA>;
+ power-domains = <&spm MT8186_POWER_DOMAIN_VENC>;
+ };
+
camsys: clock-controller@...00000 {
compatible = "mediatek,mt8186-camsys";
reg = <0 0x1a000000 0 0x1000>;
--
2.34.1
Powered by blists - more mailing lists