linux-kernel - Re: Uncached buffers from CMA DMA heap on some Arm devices?

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <Zbd8lOgVqfCrGUL7@duo.ucw.cz>
Date: Mon, 29 Jan 2024 11:23:16 +0100
From: Pavel Machek <pavel@....cz>
To: Lucas Stach <dev@...xeye.de>,
	kernel list <linux-kernel@...r.kernel.org>
Cc: Milan Zamazal <mzamazal@...hat.com>, Christoph Hellwig <hch@....de>,
	iommu@...ts.linux.dev, Will Deacon <will@...nel.org>,
	catalin.marinas@....com,
	Bryan O'Donoghue <bryan.odonoghue@...aro.org>,
	Andrey Konovalov <andrey.konovalov.ynk@...il.com>,
	Maxime Ripard <mripard@...hat.com>,
	Laurent Pinchart <laurent.pinchart@...asonboard.com>,
	kieran.bingham@...asonboard.com,
	Hans de Goede <hdegoede@...hat.com>
Subject: Re: Uncached buffers from CMA DMA heap on some Arm devices?

Hi!

> That's right and a reality you have to deal with on those small ARM
> systems. The ARM architecture allows for systems that don't enforce
> hardware coherency across the whole SoC and many of the small/cheap SoC
> variants make use of this architectural feature.
> 
> What this means is that the CPU caches aren't coherent when it comes to
> DMA from other masters like the video capture units. There are two ways
> to enforce DMA coherency on such systems:
> 1. map the DMA buffers uncached on the CPU
> 2. require explicit cache maintenance when touching DMA buffers with
> the CPU
> 
> Option 1 is what you see is happening in your setup, as it is simple,
> straight-forward and doesn't require any synchronization points.

Yeah, and it also does not work :-).

Userspace gets the buffers, and it is not really equipped to work with
them. For example, on pinephone, memcpy() crashes on uncached
memory. I'm pretty sure user could have some kind of kernel-crashing
fun if he passed the uncached memory to futex or something similar.

> Option 2 could be implemented by allocating cached DMA buffers in the
> V4L2 device and then executing the necessary cache synchronization in
> qbuf/dqbuf when ownership of the DMA buffer changes between CPU and DMA
> master. However this isn't guaranteed to be any faster, as the cache
> synchronization itself is a pretty heavy-weight operation when you are
> dealing with buffer that are potentially multi-megabytes in size.

Yes, cache synchronization can be slow, but IIRC it was on order of
milisecond in the worst case.. and copying megayte images is still
slower than that.

Note that it is faster to do read/write syscalls then deal with
uncached memory. And userspace can't simply flush the caches and remap
memory as cached.

v4l2 moved away from read/write "because it is slow" and switched to
interface that is even slower than that. And libcamera exposes
uncached memory to the user :-(.

Best regards,
								Pavel
-- 
People of Russia, stop Putin before his war on Ukraine escalates.

Download attachment "signature.asc" of type "application/pgp-signature" (196 bytes)