[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <170663638451.685888.12123923812372214913.b4-ty@kernel.org>
Date: Tue, 30 Jan 2024 23:09:44 +0530
From: Vinod Koul <vkoul@...nel.org>
To: agross@...nel.org, andersson@...nel.org, konrad.dybcio@...aro.org,
kishon@...nel.org, Qiang Yu <quic_qianyu@...cinc.com>
Cc: linux-arm-msm@...r.kernel.org, linux-phy@...ts.infradead.org,
linux-kernel@...r.kernel.org, quic_cang@...cinc.com, quic_mrana@...cinc.com
Subject: Re: [PATCH 0/2] phy: qcom: qmp-pcie: Update PCIe PHY settings for
SM8550
On Thu, 28 Dec 2023 13:42:35 +0800, Qiang Yu wrote:
> Align PCIe0/PCIe1 PHY settings with SM8550 latest PCIe PHY Hardware
> Programming Guide.
>
> Can Guo (1):
> phy: qcom: qmp-pcie: Update PCIe1 PHY settings for SM8550
>
> Qiang Yu (1):
> phy: qcom: qmp-pcie: Update PCIe0 PHY settings for SM8550
>
> [...]
Applied, thanks!
[1/2] phy: qcom: qmp-pcie: Update PCIe1 PHY settings for SM8550
commit: 06e34728827cb47026e80db22304d03ee83c73a8
[2/2] phy: qcom: qmp-pcie: Update PCIe0 PHY settings for SM8550
commit: 80082fc89edde66fe61ab85d23ea27b245fe73cb
Best regards,
--
~Vinod
Powered by blists - more mailing lists