lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date: Tue, 30 Jan 2024 23:32:48 +0000
From: "Corona, Ernesto" <ernesto.corona@...el.com>
To: "linux-doc@...r.kernel.org" <linux-doc@...r.kernel.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"linux-arm-kernel@...ts.infradead.org"
	<linux-arm-kernel@...ts.infradead.org>, "linux-aspeed@...ts.ozlabs.org"
	<linux-aspeed@...ts.ozlabs.org>
CC: "Corona, Ernesto" <ernesto.corona@...el.com>, "Castro, Omar Eduardo"
	<omar.eduardo.castro@...el.com>, "'omar.eduardo.castro@...ux.intel.com'"
	<omar.eduardo.castro@...ux.intel.com>, "'arnd@...db.de'" <arnd@...db.de>,
	"'jiri@...dia.com'" <jiri@...dia.com>, "'vadimp@...lanox.com'"
	<vadimp@...lanox.com>, "'mchehab+samsung@...nel.org'"
	<mchehab+samsung@...nel.org>, "'gregkh@...uxfoundation.org'"
	<gregkh@...uxfoundation.org>, "'davem@...emloft.net'" <davem@...emloft.net>,
	"'nicolas.ferre@...rochip.com'" <nicolas.ferre@...rochip.com>,
	"'robh@...nel.org'" <robh@...nel.org>, "'andriy.shevchenko@...ux.intel.com'"
	<andriy.shevchenko@...ux.intel.com>, "'lukas.bulwahn@...il.com'"
	<lukas.bulwahn@...il.com>, "Filary, Steven A" <steven.a.filary@...el.com>,
	"'amithash@...com'" <amithash@...com>, "'patrickw3@...com'"
	<patrickw3@...com>, "Chen, Luke" <luke_chen@...eedtech.com>, Billy Tsai
	<billy_tsai@...eedtech.com>
Subject: [PATCH 30 7/7] Add AST2500 and AST2600 JTAG device in DTS

Adding aspeed jtag device to device tree

Signed-off-by: Ernesto Corona <ernesto.corona@...el.com>
Signed-off-by: Omar Castro <omar.eduardo.castro@...ux.intel.com>
Acked-by: Arnd Bergmann <arnd@...db.de>
Cc: Jiri Pirko <jiri@...dia.com>
Cc: Vadim Pasternak <vadimp@...lanox.com>
Cc: Mauro Carvalho Chehab <mchehab+samsung@...nel.org>
Cc: Greg Kroah-Hartman <gregkh@...uxfoundation.org>
Cc: David S. Miller <davem@...emloft.net>
Cc: Nicolas Ferre <nicolas.ferre@...rochip.com>
Cc: Rob Herring <robh@...nel.org>
Cc: Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
Cc: Lukas Bulwahn <lukas.bulwahn@...il.com>
Cc: Steven Filary <steven.a.filary@...el.com>
Cc: Amithash Prasad <amithash@...com>
Cc: Patrick Williams <patrickw3@...com>
Cc: Luke Chen <luke_chen@...eedtech.com>
Cc: Billy Tsai <billy_tsai@...eedtech.com>
---
 arch/arm/boot/dts/aspeed/aspeed-g5.dtsi |  9 +++++++++
 arch/arm/boot/dts/aspeed/aspeed-g6.dtsi | 20 ++++++++++++++++++++
 2 files changed, 29 insertions(+)

diff --git a/arch/arm/boot/dts/aspeed/aspeed-g5.dtsi b/arch/arm/boot/dts/aspeed/aspeed-g5.dtsi
index 04f98d1dbb97..3610aa758702 100644
--- a/arch/arm/boot/dts/aspeed/aspeed-g5.dtsi
+++ b/arch/arm/boot/dts/aspeed/aspeed-g5.dtsi
@@ -445,6 +445,15 @@ vuart: serial@...87000 {
 				status = "disabled";
 			};
 
+			jtag: jtag@...e4000 {
+				compatible = "aspeed,ast2500-jtag";
+				reg = <0x1e6e4000 0x1c>;
+				clocks = <&syscon ASPEED_CLK_APB>;
+				resets = <&syscon ASPEED_RESET_JTAG_MASTER>;
+				interrupts = <43>;
+				status = "disabled";
+			};
+
 			lpc: lpc@...89000 {
 				compatible = "aspeed,ast2500-lpc-v2", "simple-mfd", "syscon";
 				reg = <0x1e789000 0x1000>;
diff --git a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi b/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi
index c4d1faade8be..d5353f728689 100644
--- a/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi
+++ b/arch/arm/boot/dts/aspeed/aspeed-g6.dtsi
@@ -411,6 +411,26 @@ xdma: xdma@...e7000 {
 				status = "disabled";
 			};
 
+			jtag0: jtag@...e4000 {
+				compatible = "aspeed,ast2600-jtag";
+				reg = <0x1e6e4000 0x40>;
+				clocks = <&syscon ASPEED_CLK_APB1>;
+				resets = <&syscon ASPEED_RESET_JTAG_MASTER>;
+				interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
+				status = "disabled";
+			};
+
+			jtag1: jtag@...e4100 {
+				compatible = "aspeed,ast2600-jtag";
+				reg = <0x1e6e4100 0x40>;
+				clocks = <&syscon ASPEED_CLK_APB1>;
+				resets = <&syscon ASPEED_RESET_JTAG_MASTER2>;
+				interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
+				pinctrl-names = "default";
+				pinctrl-0 = <&pinctrl_jtagm_default>;
+				status = "disabled";
+			};
+
 			adc0: adc@...e9000 {
 				compatible = "aspeed,ast2600-adc0";
 				reg = <0x1e6e9000 0x100>;
-- 
2.25.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ