lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date: Wed, 31 Jan 2024 09:38:49 +0100
From: AngeloGioacchino Del Regno <angelogioacchino.delregno@...nel.org>
To: matthias.bgg@...il.com
Cc: robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
 conor+dt@...nel.org, devicetree@...r.kernel.org,
 linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
 linux-mediatek@...ts.infradead.org, wenst@...omium.org, kernel@...labora.com
Subject: Re: [PATCH] arm64: dts: mediatek: mt8195: Add MTU3 nodes and
 correctly describe USB

On Mon, 15 Jan 2024 09:43:36 +0100, AngeloGioacchino Del Regno wrote:
 > The MT8195 SoC has four USB controllers: only one is a direct path to
 > a XHCI controller, while the other three (0, 2 and 3) are behind the
 > MTU3 DRD controller instead!
 >
 > Add the missing MTU3 nodes, default disabled, for controllers 0, 2 and
 > 3 and move the related XHCI nodes to be children of their MTU3 DRD to
 > correctly describe the SoC.
 >
 > [...]

Applied, thanks!

[1/1] arm64: dts: mediatek: mt8195: Add MTU3 nodes and correctly describe USB
       commit: d464e09e60f024aea0de7adb680a8e8582ab8df8


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ