[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <39fbe614-82c0-4ec1-87b8-dacf72628220@amd.com>
Date: Mon, 5 Feb 2024 08:02:49 +0100
From: Michal Simek <michal.simek@....com>
To: Praveen Teja Kundanala <praveen.teja.kundanala@....com>,
srinivas.kandagatla@...aro.org, kalyani.akula@....com,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org
Cc: linux-kernel@...r.kernel.org
Subject: Re: [PATCH V4 1/4] firmware: xilinx: Add ZynqMP efuse access API
On 2/2/24 12:38, Praveen Teja Kundanala wrote:
> Add zynqmp_pm_efuse_access API in the ZynqMP
> firmware for read/write access of efuse memory.
>
> Signed-off-by: Praveen Teja Kundanala <praveen.teja.kundanala@....com>
> ---
> drivers/firmware/xilinx/zynqmp.c | 25 +++++++++++++++++++++++++
> include/linux/firmware/xlnx-zynqmp.h | 8 ++++++++
> 2 files changed, 33 insertions(+)
>
> diff --git a/drivers/firmware/xilinx/zynqmp.c b/drivers/firmware/xilinx/zynqmp.c
> index 79789f0563f6..9bc45357e1a8 100644
> --- a/drivers/firmware/xilinx/zynqmp.c
> +++ b/drivers/firmware/xilinx/zynqmp.c
> @@ -3,6 +3,7 @@
> * Xilinx Zynq MPSoC Firmware layer
> *
> * Copyright (C) 2014-2022 Xilinx, Inc.
> + * Copyright (C) 2022 - 2023, Advanced Micro Devices, Inc.
> *
> * Michal Simek <michal.simek@....com>
> * Davorin Mista <davorin.mista@...ios.com>
> @@ -1384,6 +1385,30 @@ int zynqmp_pm_aes_engine(const u64 address, u32 *out)
> }
> EXPORT_SYMBOL_GPL(zynqmp_pm_aes_engine);
>
> +/**
> + * zynqmp_pm_efuse_access - Provides access to efuse memory.
> + * @address: Address of the efuse params structure
> + * @out: Returned output value
> + *
> + * Return: Returns status, either success or error code.
> + */
> +int zynqmp_pm_efuse_access(const u64 address, u32 *out)
> +{
> + u32 ret_payload[PAYLOAD_ARG_CNT];
> + int ret;
> +
> + if (!out)
> + return -EINVAL;
> +
> + ret = zynqmp_pm_invoke_fn(PM_EFUSE_ACCESS, ret_payload, 2,
> + upper_32_bits(address),
> + lower_32_bits(address));
> + *out = ret_payload[1];
> +
> + return ret;
> +}
> +EXPORT_SYMBOL_GPL(zynqmp_pm_efuse_access);
> +
> /**
> * zynqmp_pm_sha_hash - Access the SHA engine to calculate the hash
> * @address: Address of the data/ Address of output buffer where
> diff --git a/include/linux/firmware/xlnx-zynqmp.h b/include/linux/firmware/xlnx-zynqmp.h
> index 9a7e52739251..1a069a56c961 100644
> --- a/include/linux/firmware/xlnx-zynqmp.h
> +++ b/include/linux/firmware/xlnx-zynqmp.h
> @@ -3,6 +3,7 @@
> * Xilinx Zynq MPSoC Firmware layer
> *
> * Copyright (C) 2014-2021 Xilinx
> + * Copyright (C) 2022 - 2023, Advanced Micro Devices, Inc.
> *
> * Michal Simek <michal.simek@....com>
> * Davorin Mista <davorin.mista@...ios.com>
> @@ -171,6 +172,7 @@ enum pm_api_id {
> PM_CLOCK_GETPARENT = 44,
> PM_FPGA_READ = 46,
> PM_SECURE_AES = 47,
> + PM_EFUSE_ACCESS = 53,
> PM_FEATURE_CHECK = 63,
> };
>
> @@ -562,6 +564,7 @@ int zynqmp_pm_set_requirement(const u32 node, const u32 capabilities,
> const u32 qos,
> const enum zynqmp_pm_request_ack ack);
> int zynqmp_pm_aes_engine(const u64 address, u32 *out);
> +int zynqmp_pm_efuse_access(const u64 address, u32 *out);
> int zynqmp_pm_sha_hash(const u64 address, const u32 size, const u32 flags);
> int zynqmp_pm_fpga_load(const u64 address, const u32 size, const u32 flags);
> int zynqmp_pm_fpga_get_status(u32 *value);
> @@ -749,6 +752,11 @@ static inline int zynqmp_pm_aes_engine(const u64 address, u32 *out)
> return -ENODEV;
> }
>
> +static inline int zynqmp_pm_efuse_access(const u64 address, u32 *out)
> +{
> + return -ENODEV;
> +}
> +
> static inline int zynqmp_pm_sha_hash(const u64 address, const u32 size,
> const u32 flags)
> {
Acked-by: Michal Simek <michal.simek@....com>
Thanks,
Michal
Powered by blists - more mailing lists