lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date: Thu, 8 Feb 2024 06:41:10 -0600
From: Sam Protsenko <semen.protsenko@...aro.org>
To: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Cc: Peter Griffin <peter.griffin@...aro.org>, Rob Herring <robh@...nel.org>, 
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>, Conor Dooley <conor+dt@...nel.org>, 
	Alim Akhtar <alim.akhtar@...sung.com>, linux-arm-kernel@...ts.infradead.org, 
	linux-samsung-soc@...r.kernel.org, devicetree@...r.kernel.org, 
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH] arm64: dts: exynos: gs101: minor whitespace cleanup

On Thu, Feb 8, 2024 at 4:55 AM Krzysztof Kozlowski
<krzysztof.kozlowski@...aro.org> wrote:
>
> The DTS code coding style expects exactly one space before '{' and
> around '=' characters.
>
> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
> ---

Reviewed-by: Sam Protsenko <semen.protsenko@...aro.org>

>  .../boot/dts/exynos/google/gs101-pinctrl.dtsi    |  2 +-
>  arch/arm64/boot/dts/exynos/google/gs101.dtsi     | 16 ++++++++--------
>  2 files changed, 9 insertions(+), 9 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/exynos/google/gs101-pinctrl.dtsi b/arch/arm64/boot/dts/exynos/google/gs101-pinctrl.dtsi
> index e6a9776d4d62..a675f822acec 100644
> --- a/arch/arm64/boot/dts/exynos/google/gs101-pinctrl.dtsi
> +++ b/arch/arm64/boot/dts/exynos/google/gs101-pinctrl.dtsi
> @@ -251,7 +251,7 @@ gph1: gph1-gpio-bank {
>                 #interrupt-cells = <2>;
>         };
>
> -       pcie0_clkreq: pcie0-clkreq-pins{
> +       pcie0_clkreq: pcie0-clkreq-pins {
>                 samsung,pins = "gph0-1";
>                 samsung,pin-function = <GS101_PIN_FUNC_2>;
>                 samsung,pin-pud = <GS101_PIN_PULL_UP>;
> diff --git a/arch/arm64/boot/dts/exynos/google/gs101.dtsi b/arch/arm64/boot/dts/exynos/google/gs101.dtsi
> index c7a9e81d23b9..80cc933cca3d 100644
> --- a/arch/arm64/boot/dts/exynos/google/gs101.dtsi
> +++ b/arch/arm64/boot/dts/exynos/google/gs101.dtsi
> @@ -73,7 +73,7 @@ cpu0: cpu@0 {
>                         compatible = "arm,cortex-a55";
>                         reg = <0x0000>;
>                         enable-method = "psci";
> -                       cpu-idle-states =  <&ANANKE_CPU_SLEEP>;
> +                       cpu-idle-states = <&ANANKE_CPU_SLEEP>;
>                         capacity-dmips-mhz = <250>;
>                         dynamic-power-coefficient = <70>;
>                 };
> @@ -83,7 +83,7 @@ cpu1: cpu@100 {
>                         compatible = "arm,cortex-a55";
>                         reg = <0x0100>;
>                         enable-method = "psci";
> -                       cpu-idle-states =  <&ANANKE_CPU_SLEEP>;
> +                       cpu-idle-states = <&ANANKE_CPU_SLEEP>;
>                         capacity-dmips-mhz = <250>;
>                         dynamic-power-coefficient = <70>;
>                 };
> @@ -93,7 +93,7 @@ cpu2: cpu@200 {
>                         compatible = "arm,cortex-a55";
>                         reg = <0x0200>;
>                         enable-method = "psci";
> -                       cpu-idle-states =  <&ANANKE_CPU_SLEEP>;
> +                       cpu-idle-states = <&ANANKE_CPU_SLEEP>;
>                         capacity-dmips-mhz = <250>;
>                         dynamic-power-coefficient = <70>;
>                 };
> @@ -103,7 +103,7 @@ cpu3: cpu@300 {
>                         compatible = "arm,cortex-a55";
>                         reg = <0x0300>;
>                         enable-method = "psci";
> -                       cpu-idle-states =  <&ANANKE_CPU_SLEEP>;
> +                       cpu-idle-states = <&ANANKE_CPU_SLEEP>;
>                         capacity-dmips-mhz = <250>;
>                         dynamic-power-coefficient = <70>;
>                 };
> @@ -113,7 +113,7 @@ cpu4: cpu@400 {
>                         compatible = "arm,cortex-a76";
>                         reg = <0x0400>;
>                         enable-method = "psci";
> -                       cpu-idle-states =  <&ENYO_CPU_SLEEP>;
> +                       cpu-idle-states = <&ENYO_CPU_SLEEP>;
>                         capacity-dmips-mhz = <620>;
>                         dynamic-power-coefficient = <284>;
>                 };
> @@ -123,7 +123,7 @@ cpu5: cpu@500 {
>                         compatible = "arm,cortex-a76";
>                         reg = <0x0500>;
>                         enable-method = "psci";
> -                       cpu-idle-states =  <&ENYO_CPU_SLEEP>;
> +                       cpu-idle-states = <&ENYO_CPU_SLEEP>;
>                         capacity-dmips-mhz = <620>;
>                         dynamic-power-coefficient = <284>;
>                 };
> @@ -133,7 +133,7 @@ cpu6: cpu@600 {
>                         compatible = "arm,cortex-x1";
>                         reg = <0x0600>;
>                         enable-method = "psci";
> -                       cpu-idle-states =  <&HERA_CPU_SLEEP>;
> +                       cpu-idle-states = <&HERA_CPU_SLEEP>;
>                         capacity-dmips-mhz = <1024>;
>                         dynamic-power-coefficient = <650>;
>                 };
> @@ -143,7 +143,7 @@ cpu7: cpu@700 {
>                         compatible = "arm,cortex-x1";
>                         reg = <0x0700>;
>                         enable-method = "psci";
> -                       cpu-idle-states =  <&HERA_CPU_SLEEP>;
> +                       cpu-idle-states = <&HERA_CPU_SLEEP>;
>                         capacity-dmips-mhz = <1024>;
>                         dynamic-power-coefficient = <650>;
>                 };
> --
> 2.34.1
>
>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ