| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 8 Feb 2024 14:42:57 +0200
From: Claudiu <claudiu.beznea@...on.dev>
To: geert+renesas@...der.be,
mturquette@...libre.com,
sboyd@...nel.org,
robh@...nel.org,
krzysztof.kozlowski+dt@...aro.org,
conor+dt@...nel.org,
magnus.damm@...il.com,
paul.walmsley@...ive.com,
palmer@...belt.com,
aou@...s.berkeley.edu
Cc: linux-renesas-soc@...r.kernel.org,
linux-clk@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
linux-riscv@...ts.infradead.org,
claudiu.beznea@...on.dev,
Claudiu Beznea <claudiu.beznea.uj@...renesas.com>
Subject: [PATCH 14/17] arm64: dts: renesas: r9a07g044: Update #power-domain-cells = <1>
From: Claudiu Beznea <claudiu.beznea.uj@...renesas.com>
Update CPG #power-domain-cells = <1> and move all the IPs to be part of the
always on power domain as the driver has been modified to support multiple
power domains.
Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@...renesas.com>
---
arch/arm64/boot/dts/renesas/r9a07g044.dtsi | 100 ++++++++++-----------
1 file changed, 50 insertions(+), 50 deletions(-)
diff --git a/arch/arm64/boot/dts/renesas/r9a07g044.dtsi b/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
index 66f68fc2b241..c6aa62351b89 100644
--- a/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
@@ -238,7 +238,7 @@ mtu3: timer@...01200 {
"tgia8", "tgib8", "tgic8", "tgid8",
"tciv8", "tciu8";
clocks = <&cpg CPG_MOD R9A07G044_MTU_X_MCK_MTU3>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_MTU_X_PRESET_MTU3>;
#pwm-cells = <2>;
status = "disabled";
@@ -259,7 +259,7 @@ ssi0: ssi@...49c00 {
resets = <&cpg R9A07G044_SSI0_RST_M2_REG>;
dmas = <&dmac 0x2655>, <&dmac 0x2656>;
dma-names = "tx", "rx";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
#sound-dai-cells = <0>;
status = "disabled";
};
@@ -279,7 +279,7 @@ ssi1: ssi@...4a000 {
resets = <&cpg R9A07G044_SSI1_RST_M2_REG>;
dmas = <&dmac 0x2659>, <&dmac 0x265a>;
dma-names = "tx", "rx";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
#sound-dai-cells = <0>;
status = "disabled";
};
@@ -298,7 +298,7 @@ ssi2: ssi@...4a400 {
resets = <&cpg R9A07G044_SSI2_RST_M2_REG>;
dmas = <&dmac 0x265f>;
dma-names = "rt";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
#sound-dai-cells = <0>;
status = "disabled";
};
@@ -318,7 +318,7 @@ ssi3: ssi@...4a800 {
resets = <&cpg R9A07G044_SSI3_RST_M2_REG>;
dmas = <&dmac 0x2661>, <&dmac 0x2662>;
dma-names = "tx", "rx";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
#sound-dai-cells = <0>;
status = "disabled";
};
@@ -334,7 +334,7 @@ spi0: spi@...4ac00 {
resets = <&cpg R9A07G044_RSPI0_RST>;
dmas = <&dmac 0x2e95>, <&dmac 0x2e96>;
dma-names = "tx", "rx";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
num-cs = <1>;
#address-cells = <1>;
#size-cells = <0>;
@@ -352,7 +352,7 @@ spi1: spi@...4b000 {
resets = <&cpg R9A07G044_RSPI1_RST>;
dmas = <&dmac 0x2e99>, <&dmac 0x2e9a>;
dma-names = "tx", "rx";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
num-cs = <1>;
#address-cells = <1>;
#size-cells = <0>;
@@ -370,7 +370,7 @@ spi2: spi@...4b400 {
resets = <&cpg R9A07G044_RSPI2_RST>;
dmas = <&dmac 0x2e9d>, <&dmac 0x2e9e>;
dma-names = "tx", "rx";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
num-cs = <1>;
#address-cells = <1>;
#size-cells = <0>;
@@ -390,7 +390,7 @@ scif0: serial@...4b800 {
"bri", "dri", "tei";
clocks = <&cpg CPG_MOD R9A07G044_SCIF0_CLK_PCK>;
clock-names = "fck";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_SCIF0_RST_SYSTEM_N>;
status = "disabled";
};
@@ -408,7 +408,7 @@ scif1: serial@...4bc00 {
"bri", "dri", "tei";
clocks = <&cpg CPG_MOD R9A07G044_SCIF1_CLK_PCK>;
clock-names = "fck";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_SCIF1_RST_SYSTEM_N>;
status = "disabled";
};
@@ -426,7 +426,7 @@ scif2: serial@...4c000 {
"bri", "dri", "tei";
clocks = <&cpg CPG_MOD R9A07G044_SCIF2_CLK_PCK>;
clock-names = "fck";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_SCIF2_RST_SYSTEM_N>;
status = "disabled";
};
@@ -444,7 +444,7 @@ scif3: serial@...4c400 {
"bri", "dri", "tei";
clocks = <&cpg CPG_MOD R9A07G044_SCIF3_CLK_PCK>;
clock-names = "fck";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_SCIF3_RST_SYSTEM_N>;
status = "disabled";
};
@@ -462,7 +462,7 @@ scif4: serial@...4c800 {
"bri", "dri", "tei";
clocks = <&cpg CPG_MOD R9A07G044_SCIF4_CLK_PCK>;
clock-names = "fck";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_SCIF4_RST_SYSTEM_N>;
status = "disabled";
};
@@ -477,7 +477,7 @@ sci0: serial@...4d000 {
interrupt-names = "eri", "rxi", "txi", "tei";
clocks = <&cpg CPG_MOD R9A07G044_SCI0_CLKP>;
clock-names = "fck";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_SCI0_RST>;
status = "disabled";
};
@@ -492,7 +492,7 @@ sci1: serial@...4d400 {
interrupt-names = "eri", "rxi", "txi", "tei";
clocks = <&cpg CPG_MOD R9A07G044_SCI1_CLKP>;
clock-names = "fck";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_SCI1_RST>;
status = "disabled";
};
@@ -520,7 +520,7 @@ canfd: can@...50000 {
resets = <&cpg R9A07G044_CANFD_RSTP_N>,
<&cpg R9A07G044_CANFD_RSTC_N>;
reset-names = "rstp_n", "rstc_n";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
channel0 {
@@ -549,7 +549,7 @@ i2c0: i2c@...58000 {
clocks = <&cpg CPG_MOD R9A07G044_I2C0_PCLK>;
clock-frequency = <100000>;
resets = <&cpg R9A07G044_I2C0_MRST>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -571,7 +571,7 @@ i2c1: i2c@...58400 {
clocks = <&cpg CPG_MOD R9A07G044_I2C1_PCLK>;
clock-frequency = <100000>;
resets = <&cpg R9A07G044_I2C1_MRST>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -593,7 +593,7 @@ i2c2: i2c@...58800 {
clocks = <&cpg CPG_MOD R9A07G044_I2C2_PCLK>;
clock-frequency = <100000>;
resets = <&cpg R9A07G044_I2C2_MRST>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -615,7 +615,7 @@ i2c3: i2c@...58c00 {
clocks = <&cpg CPG_MOD R9A07G044_I2C3_PCLK>;
clock-frequency = <100000>;
resets = <&cpg R9A07G044_I2C3_MRST>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -629,7 +629,7 @@ adc: adc@...59000 {
resets = <&cpg R9A07G044_ADC_PRESETN>,
<&cpg R9A07G044_ADC_ADRST_N>;
reset-names = "presetn", "adrst-n";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
#address-cells = <1>;
@@ -667,7 +667,7 @@ tsu: thermal@...59400 {
reg = <0 0x10059400 0 0x400>;
clocks = <&cpg CPG_MOD R9A07G044_TSU_PCLK>;
resets = <&cpg R9A07G044_TSU_PRESETN>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
#thermal-sensor-cells = <1>;
};
@@ -682,7 +682,7 @@ sbc: spi@...60000 {
clocks = <&cpg CPG_MOD R9A07G044_SPI_CLK2>,
<&cpg CPG_MOD R9A07G044_SPI_CLK>;
resets = <&cpg R9A07G044_SPI_RST>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
@@ -702,7 +702,7 @@ cru: video@...30000 {
resets = <&cpg R9A07G044_CRU_PRESETN>,
<&cpg R9A07G044_CRU_ARESETN>;
reset-names = "presetn", "aresetn";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
ports {
@@ -743,7 +743,7 @@ csi2: csi2@...30400 {
resets = <&cpg R9A07G044_CRU_PRESETN>,
<&cpg R9A07G044_CRU_CMN_RSTB>;
reset-names = "presetn", "cmn-rstb";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
ports {
@@ -791,7 +791,7 @@ dsi: dsi@...50000 {
<&cpg R9A07G044_MIPI_DSI_ARESET_N>,
<&cpg R9A07G044_MIPI_DSI_PRESET_N>;
reset-names = "rst", "arst", "prst";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -803,7 +803,7 @@ vspd: vsp@...70000 {
<&cpg CPG_MOD R9A07G044_LCDC_CLK_P>,
<&cpg CPG_MOD R9A07G044_LCDC_CLK_D>;
clock-names = "aclk", "pclk", "vclk";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_LCDC_RESET_N>;
renesas,fcp = <&fcpvd>;
};
@@ -816,7 +816,7 @@ fcpvd: fcp@...80000 {
<&cpg CPG_MOD R9A07G044_LCDC_CLK_P>,
<&cpg CPG_MOD R9A07G044_LCDC_CLK_D>;
clock-names = "aclk", "pclk", "vclk";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_LCDC_RESET_N>;
};
@@ -827,7 +827,7 @@ cpg: clock-controller@...10000 {
clock-names = "extal";
#clock-cells = <2>;
#reset-cells = <1>;
- #power-domain-cells = <0>;
+ #power-domain-cells = <1>;
};
sysc: system-controller@...20000 {
@@ -852,7 +852,7 @@ pinctrl: pinctrl@...30000 {
interrupt-controller;
gpio-ranges = <&pinctrl 0 0 392>;
clocks = <&cpg CPG_MOD R9A07G044_GPIO_HCLK>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_GPIO_RSTN>,
<&cpg R9A07G044_GPIO_PORT_RESETN>,
<&cpg R9A07G044_GPIO_SPARE_RESETN>;
@@ -909,7 +909,7 @@ irqc: interrupt-controller@...a0000 {
clocks = <&cpg CPG_MOD R9A07G044_IA55_CLK>,
<&cpg CPG_MOD R9A07G044_IA55_PCLK>;
clock-names = "clk", "pclk";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_IA55_RESETN>;
};
@@ -943,7 +943,7 @@ dmac: dma-controller@...20000 {
clocks = <&cpg CPG_MOD R9A07G044_DMAC_ACLK>,
<&cpg CPG_MOD R9A07G044_DMAC_PCLK>;
clock-names = "main", "register";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_DMAC_ARESETN>,
<&cpg R9A07G044_DMAC_RST_ASYNC>;
reset-names = "arst", "rst_async";
@@ -964,7 +964,7 @@ gpu: gpu@...40000 {
<&cpg CPG_MOD R9A07G044_GPU_AXI_CLK>,
<&cpg CPG_MOD R9A07G044_GPU_ACE_CLK>;
clock-names = "gpu", "bus", "bus_ace";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
resets = <&cpg R9A07G044_GPU_RESETN>,
<&cpg R9A07G044_GPU_AXI_RESETN>,
<&cpg R9A07G044_GPU_ACE_RESETN>;
@@ -994,7 +994,7 @@ sdhi0: mmc@...00000 {
<&cpg CPG_MOD R9A07G044_SDHI0_ACLK>;
clock-names = "core", "clkh", "cd", "aclk";
resets = <&cpg R9A07G044_SDHI0_IXRST>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1010,7 +1010,7 @@ sdhi1: mmc@...10000 {
<&cpg CPG_MOD R9A07G044_SDHI1_ACLK>;
clock-names = "core", "clkh", "cd", "aclk";
resets = <&cpg R9A07G044_SDHI1_IXRST>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1028,7 +1028,7 @@ eth0: ethernet@...20000 {
<&cpg CPG_CORE R9A07G044_CLK_HP>;
clock-names = "axi", "chi", "refclk";
resets = <&cpg R9A07G044_ETH0_RST_HW_N>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
@@ -1048,7 +1048,7 @@ eth1: ethernet@...30000 {
<&cpg CPG_CORE R9A07G044_CLK_HP>;
clock-names = "axi", "chi", "refclk";
resets = <&cpg R9A07G044_ETH1_RST_HW_N>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
@@ -1060,7 +1060,7 @@ phyrst: usbphy-ctrl@...40000 {
reg = <0 0x11c40000 0 0x10000>;
clocks = <&cpg CPG_MOD R9A07G044_USB_PCLK>;
resets = <&cpg R9A07G044_USB_PRESETN>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
#reset-cells = <1>;
status = "disabled";
};
@@ -1075,7 +1075,7 @@ ohci0: usb@...50000 {
<&cpg R9A07G044_USB_U2H0_HRESETN>;
phys = <&usb2_phy0 1>;
phy-names = "usb";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1089,7 +1089,7 @@ ohci1: usb@...70000 {
<&cpg R9A07G044_USB_U2H1_HRESETN>;
phys = <&usb2_phy1 1>;
phy-names = "usb";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1104,7 +1104,7 @@ ehci0: usb@...50100 {
phys = <&usb2_phy0 2>;
phy-names = "usb";
companion = <&ohci0>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1119,7 +1119,7 @@ ehci1: usb@...70100 {
phys = <&usb2_phy1 2>;
phy-names = "usb";
companion = <&ohci1>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1132,7 +1132,7 @@ usb2_phy0: usb-phy@...50200 {
<&cpg CPG_MOD R9A07G044_USB_U2H0_HCLK>;
resets = <&phyrst 0>;
#phy-cells = <1>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1145,7 +1145,7 @@ usb2_phy1: usb-phy@...70200 {
<&cpg CPG_MOD R9A07G044_USB_U2H1_HCLK>;
resets = <&phyrst 1>;
#phy-cells = <1>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1164,7 +1164,7 @@ hsusb: usb@...60000 {
renesas,buswait = <7>;
phys = <&usb2_phy0 3>;
phy-names = "usb";
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1179,7 +1179,7 @@ wdt0: watchdog@...00800 {
<GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "wdt", "perrout";
resets = <&cpg R9A07G044_WDT0_PRESETN>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1194,7 +1194,7 @@ wdt1: watchdog@...00c00 {
<GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "wdt", "perrout";
resets = <&cpg R9A07G044_WDT1_PRESETN>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1205,7 +1205,7 @@ ostm0: timer@...01000 {
interrupts = <GIC_SPI 46 IRQ_TYPE_EDGE_RISING>;
clocks = <&cpg CPG_MOD R9A07G044_OSTM0_PCLK>;
resets = <&cpg R9A07G044_OSTM0_PRESETZ>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1216,7 +1216,7 @@ ostm1: timer@...01400 {
interrupts = <GIC_SPI 47 IRQ_TYPE_EDGE_RISING>;
clocks = <&cpg CPG_MOD R9A07G044_OSTM1_PCLK>;
resets = <&cpg R9A07G044_OSTM1_PRESETZ>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
@@ -1227,7 +1227,7 @@ ostm2: timer@...01800 {
interrupts = <GIC_SPI 48 IRQ_TYPE_EDGE_RISING>;
clocks = <&cpg CPG_MOD R9A07G044_OSTM2_PCLK>;
resets = <&cpg R9A07G044_OSTM2_PRESETZ>;
- power-domains = <&cpg>;
+ power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>;
status = "disabled";
};
};
--
2.39.2
Powered by blists - more mailing lists