[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <170739733329.994918.10245368447305915989.b4-ty@kernel.org>
Date: Thu, 08 Feb 2024 13:02:13 +0000
From: Lee Jones <lee@...nel.org>
To: lee@...nel.org, robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
conor+dt@...nel.org, Siddharth Vadapalli <s-vadapalli@...com>
Cc: devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, afd@...com, srk@...com
Subject: Re: (subset) [PATCH v2] dt-bindings: mfd: syscon: Add
ti,j784s4-pcie-ctrl compatible
On Sun, 04 Feb 2024 14:33:36 +0530, Siddharth Vadapalli wrote:
> The PCIE_CTRL registers within the CTRL_MMR space of TI's J784S4 SoC
> are used to configure the link speed, lane count and mode of operation
> of the respective PCIe instance. Add compatible for allowing the PCIe
> driver to obtain a regmap for the PCIE_CTRL register within the System
> Controller device-tree node in order to configure the PCIe instance
> accordingly.
>
> [...]
Applied, thanks!
[1/1] dt-bindings: mfd: syscon: Add ti,j784s4-pcie-ctrl compatible
commit: 90ba55d8e3bce146a7368d271cea1b7a1d0643bb
--
Lee Jones [李琼斯]
Powered by blists - more mailing lists