[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZcyrCosNDXxGZh9O@kuha.fi.intel.com>
Date: Wed, 14 Feb 2024 13:59:06 +0200
From: Heikki Krogerus <heikki.krogerus@...ux.intel.com>
To: Emilie Roberts <hadrosaur@...gle.com>
Cc: Prashant Malani <pmalani@...omium.org>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Benson Leung <bleung@...omium.org>,
Tzung-Bi Shih <tzungbi@...nel.org>,
Guenter Roeck <groeck@...omium.org>,
"Nyman, Mathias" <mathias.nyman@...el.com>,
"Regupathy, Rajaram" <rajaram.regupathy@...el.com>,
"Radjacoumar, Shyam Sundar" <ssradjacoumar@...gle.com>,
Samuel Jacob <samjaco@...gle.com>,
Uday Bhat <uday.m.bhat@...el.com>, linux-usb@...r.kernel.org,
chrome-platform@...ts.linux.dev, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2 2/2] platform/chrome: cros_ec_typec: Make sure the USB
role switch has PLD
Hi Emilie,
On Wed, Feb 14, 2024 at 12:04:22PM +0100, Emilie Roberts wrote:
> My understanding is that this is related to the wiring spec and not
> ChromeOS specific. It seems possible that OEMs making non-ChromeOS devices
> may have this same issue. Or are we certain that only Chromebooks will ever
> see this?
Non-ChromeOS platforms do not have this issue.
The issue is with the ACPI tables - the USB role switch ACPI device
nodes don't have the _PLD object on these systems. Ideally this could
be fixed there by simply adding the _PLD to those ACPI device objects,
but I understood that that is not an option.
But maybe I misunderstood... Can the ACPI tables on these platforms
still be updated?
thanks,
--
heikki
Powered by blists - more mailing lists