[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <170812504025.18043.14918411234580482517.b4-ty@kernel.org>
Date: Fri, 16 Feb 2024 17:10:42 -0600
From: Bjorn Andersson <andersson@...nel.org>
To: Konrad Dybcio <konrad.dybcio@...aro.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
Neil Armstrong <neil.armstrong@...aro.org>
Cc: linux-arm-msm@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2] arm64: dts: qcom: sm8550: Use GIC-ITS for PCIe0 and PCIe1
On Mon, 22 Jan 2024 16:38:17 +0100, Neil Armstrong wrote:
> Both PCIe0 and PCIe1 controllers are capable of signalling the MSIs
> received from endpoint devices to the CPU using GIC-ITS MSI controller.
> Add support for it.
>
> The GIC-ITS MSI implementation provides an advantage over internal MSI
> implementation using Locality-specific Peripheral Interrupts (LPI) that
> would allow MSIs to be targeted for each CPU core.
>
> [...]
Applied, thanks!
[1/1] arm64: dts: qcom: sm8550: Use GIC-ITS for PCIe0 and PCIe1
commit: 114990ce3edfd059648889f978cbdc83447b305b
Best regards,
--
Bjorn Andersson <andersson@...nel.org>
Powered by blists - more mailing lists