| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <225c8489-0b81-402b-987a-09a46349c10d@linaro.org> Date: Wed, 21 Feb 2024 09:47:21 +0100 From: Daniel Lezcano <daniel.lezcano@...aro.org> To: "Peng Fan (OSS)" <peng.fan@....nxp.com>, Thomas Gleixner <tglx@...utronix.de>, Rob Herring <robh+dt@...nel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>, Conor Dooley <conor+dt@...nel.org>, Bai Ping <ping.bai@....com>, Shawn Guo <shawnguo@...nel.org>, Sascha Hauer <s.hauer@...gutronix.de>, Pengutronix Kernel Team <kernel@...gutronix.de>, Fabio Estevam <festevam@...il.com>, NXP Linux Team <linux-imx@....com>, Marco Felsch <m.felsch@...gutronix.de> Cc: linux-kernel@...r.kernel.org, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, Peng Fan <peng.fan@....com> Subject: Re: [PATCH v3 0/3] clocksource: imx-sysctr: support i.MX95 On 26/01/2024 08:09, Peng Fan (OSS) wrote: > i.MX95 System Counter module control register space is blocked > by SCMI firmware, so we use Read Register space to get the counter. > > V2: > - imx95 is not compatible with the existing hardware, so add a > seperate entry for i.MX95 in dt-binding. > - Per Marco's comments, the global variables was removed except > to_sysctr. And add a new TIMER_OF_DECLARE entry for i.MX95 > > Signed-off-by: Peng Fan <peng.fan@....com> > --- Applied, thanks -- <http://www.linaro.org/> Linaro.org │ Open source software for ARM SoCs Follow Linaro: <http://www.facebook.com/pages/Linaro> Facebook | <http://twitter.com/#!/linaroorg> Twitter | <http://www.linaro.org/linaro-blog/> Blog
Powered by blists - more mailing lists