linux-kernel - Re: [PATCH v7] dt-bindings: mtd: spi-nor: add optional interrupts property

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <CZANBUQ2RJ3N.DO07Z9VFJCBZ@kernel.org>
Date: Wed, 21 Feb 2024 10:23:25 +0100
From: "Michael Walle" <mwalle@...nel.org>
To: "Josua Mayer" <josua@...id-run.com>, "Tudor Ambarus"
 <tudor.ambarus@...aro.org>, "Pratyush Yadav" <pratyush@...nel.org>, "Miquel
 Raynal" <miquel.raynal@...tlin.com>, "Richard Weinberger" <richard@....at>,
 "Vignesh Raghavendra" <vigneshr@...com>, "Rob Herring"
 <robh+dt@...nel.org>, "Krzysztof Kozlowski"
 <krzysztof.kozlowski+dt@...aro.org>, "Conor Dooley" <conor+dt@...nel.org>,
 <linux-mtd@...ts.infradead.org>, "Takahiro Kuwano" <tkuw584924@...il.com>,
 "Takahiro Kuwano" <Takahiro.Kuwano@...ineon.com>
Cc: "Yazan Shhady" <yazan.shhady@...id-run.com>, "Rob Herring"
 <robh@...nel.org>, <devicetree@...r.kernel.org>,
 <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v7] dt-bindings: mtd: spi-nor: add optional interrupts
 property

[+ Takahiro]

Hi,

On Wed Feb 21, 2024 at 10:13 AM CET, Josua Mayer wrote:
> Hi,
>
> Am 21.02.24 um 09:27 schrieb Michael Walle:
> > Hi,
> >
> > On Mon Feb 19, 2024 at 3:41 PM CET, Josua Mayer wrote:
> >> Some spi flash memories have an interrupt signal which can be used for
> >> signalling on-chip events such as busy status or ecc errors to the host.
> > Do you have an example? Maybe one with a public datasheet?
>
> My example is Infineon S28HS512T, however datasheet download requires 
> user account.
>
> S26HS512T has interrupt line, too, and datasheet is downloadable without 
> registration:
> https://www.infineon.com/cms/en/product/memories/nor-flash/semper-nor-flash-family/semper-nor-flash/#!documents

Thanks, as far as I can see, both are hyperbus flashes. I'm asking
because I'm not aware of any SPI NOR flash with an interrupt line. 

-michael

Download attachment "signature.asc" of type "application/pgp-signature" (253 bytes)