[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <9c033974-aa73-2b1d-c997-e3c38e38a859@huawei.com>
Date: Wed, 21 Feb 2024 17:40:14 +0800
From: Yicong Yang <yangyicong@...wei.com>
To: Jonathan Cameron <Jonathan.Cameron@...wei.com>
CC: <yangyicong@...ilicon.com>, <will@...nel.org>, <mark.rutland@....com>,
<hejunhao3@...wei.com>, <linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, <linuxarm@...wei.com>,
<prime.zeng@...ilicon.com>, <fanghao11@...wei.com>
Subject: Re: [PATCH 3/7] drivers/perf: hisi_pcie: Add more events for counting
TLP bandwidth
On 2024/2/8 20:20, Jonathan Cameron wrote:
> On Sun, 4 Feb 2024 15:45:23 +0800
> Yicong Yang <yangyicong@...wei.com> wrote:
>
>> From: Yicong Yang <yangyicong@...ilicon.com>
>>
>> A typical PCIe transaction is consisted of various TLP packets in both
>> direction. For counting bandwidth only memory read events are exported
>> currently. Add memory write and completion counting events of both
>> direction to complementation.
>
> complementation?
>
sorry for the typo. will fix.
>>
>> Signed-off-by: Yicong Yang <yangyicong@...ilicon.com>
>
> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@...wei.com>
Thanks.
>
>> ---
>> drivers/perf/hisilicon/hisi_pcie_pmu.c | 8 ++++++++
>> 1 file changed, 8 insertions(+)
>>
>> diff --git a/drivers/perf/hisilicon/hisi_pcie_pmu.c b/drivers/perf/hisilicon/hisi_pcie_pmu.c
>> index 9623bed93876..83be3390686c 100644
>> --- a/drivers/perf/hisilicon/hisi_pcie_pmu.c
>> +++ b/drivers/perf/hisilicon/hisi_pcie_pmu.c
>> @@ -726,10 +726,18 @@ static struct attribute *hisi_pcie_pmu_events_attr[] = {
>> HISI_PCIE_PMU_EVENT_ATTR(rx_mrd_cnt, 0x10210),
>> HISI_PCIE_PMU_EVENT_ATTR(tx_mrd_latency, 0x0011),
>> HISI_PCIE_PMU_EVENT_ATTR(tx_mrd_cnt, 0x10011),
>> + HISI_PCIE_PMU_EVENT_ATTR(rx_mwr_flux, 0x0104),
>> + HISI_PCIE_PMU_EVENT_ATTR(rx_mwr_time, 0x10104),
>> HISI_PCIE_PMU_EVENT_ATTR(rx_mrd_flux, 0x0804),
>> HISI_PCIE_PMU_EVENT_ATTR(rx_mrd_time, 0x10804),
>> + HISI_PCIE_PMU_EVENT_ATTR(rx_cpl_flux, 0x2004),
>> + HISI_PCIE_PMU_EVENT_ATTR(rx_cpl_time, 0x12004),
>> + HISI_PCIE_PMU_EVENT_ATTR(tx_mwr_flux, 0x0105),
>> + HISI_PCIE_PMU_EVENT_ATTR(tx_mwr_time, 0x10105),
>> HISI_PCIE_PMU_EVENT_ATTR(tx_mrd_flux, 0x0405),
>> HISI_PCIE_PMU_EVENT_ATTR(tx_mrd_time, 0x10405),
>> + HISI_PCIE_PMU_EVENT_ATTR(tx_cpl_flux, 0x1005),
>> + HISI_PCIE_PMU_EVENT_ATTR(tx_cpl_time, 0x11005),
>> NULL
>> };
>>
>
> .
>
Powered by blists - more mailing lists