| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 22 Feb 2024 20:20:31 +0000
From: patchwork-bot+linux-riscv@...nel.org
To: Andrea Parri <parri.andrea@...il.com>
Cc: linux-riscv@...ts.infradead.org, paul.walmsley@...ive.com,
palmer@...belt.com, aou@...s.berkeley.edu, mathieu.desnoyers@...icios.com,
paulmck@...nel.org, corbet@....net, mmaas@...gle.com, hboehm@...gle.com,
striker@...ibm.com, charlie@...osinc.com, rehn@...osinc.com,
rdunlap@...radead.org, sorear@...tmail.com, linux-doc@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v4 0/4] membarrier: riscv: Core serializing command
Hello:
This series was applied to riscv/linux.git (for-next)
by Palmer Dabbelt <palmer@...osinc.com>:
On Wed, 31 Jan 2024 15:49:32 +0100 you wrote:
> Changes since v3 ([1]):
> - amend documentation
>
> Changes since v2 ([2]):
> - amend inline comments
> - drop ARCH_HAS_MEMBARRIER, create membarrrier.rst
>
> [...]
Here is the summary with links:
- [v4,1/4] membarrier: riscv: Add full memory barrier in switch_mm()
https://git.kernel.org/riscv/c/d6cfd1770f20
- [v4,2/4] membarrier: Create Documentation/scheduler/membarrier.rst
https://git.kernel.org/riscv/c/a14d11a0f5f4
- [v4,3/4] locking: Introduce prepare_sync_core_cmd()
https://git.kernel.org/riscv/c/4ff4c745a16c
- [v4,4/4] membarrier: riscv: Provide core serializing command
https://git.kernel.org/riscv/c/cd9b29014dc6
You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
Powered by blists - more mailing lists