lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20240227075835.33513-1-krzysztof.kozlowski@linaro.org>
Date: Tue, 27 Feb 2024 08:58:35 +0100
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Michael Turquette <mturquette@...libre.com>,
	Stephen Boyd <sboyd@...nel.org>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
	Chanwoo Choi <cw00.choi@...sung.com>,
	linux-clk@...r.kernel.org,
	Sylwester Nawrocki <snawrocki@...nel.org>,
	Alim Akhtar <alim.akhtar@...sung.com>,
	Peter Griffin <peter.griffin@...aro.org>,
	linux-arm-kernel@...ts.infradead.org,
	linux-samsung-soc@...r.kernel.org,
	linux-kernel@...r.kernel.org,
	Krzysztof Kozlowski <krzk@...nel.org>
Subject: [GIT PULL] clk: samsung: drivers for v6.9

Hi,

On top of the previous fixes pull request - my previous tag
samsung-clk-fixes-6.8 - due to context dependencies.

Best regards,
Krzysztof


The following changes since commit d76c762e7ee04af79e1c127422e0bbcb5f123018:

  clk: samsung: clk-gs101: comply with the new dt cmu_misc clock names (2024-01-22 11:40:12 +0100)

are available in the Git repository at:

  https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux.git tags/samsung-clk-6.9

for you to fetch changes up to 61f4399c74d0677ee64e42f7b8d4ab01ee39de45:

  clk: samsung: Add CPU clock support for Exynos850 (2024-02-25 17:07:34 +0100)

----------------------------------------------------------------
Samsung SoC clock drivers changes for 6.9

Google GS101:
1. Register the CMU MISC clock controller earlier, so the Multi Core
   Timer clocksource can use it.
2. Add PERIC0 and PERIC1 clock controllers.

Exynos850:
1. Add PDMA clocks.
2. Add CPU cluster 0 and 1 (CMU_CPUCLK0/CMU_CPUCLK1) clock controllers.
3. Propagate SPI IPCLK rate change to parents, so the SPI will get
   proper clock rates.
4. Refactor the generic Samsung CPU clock controllers code, preparing it
   for supporting Exynos850 CPU clocks.

----------------------------------------------------------------
André Draszik (4):
      clk: samsung: gs101: gpio_peric0_pclk needs to be kept on
      dt-bindings: clock: google,gs101-clock: add PERIC1 clock management unit
      clk: samsung: gs101: drop extra empty line
      clk: samsung: gs101: add support for cmu_peric1

Krzysztof Kozlowski (2):
      Merge tag 'samsung-dt-bindings-clk-6.9-2' into next/clk
      Merge tag 'samsung-dt-bindings-clk-6.9-3' into next/clk

Peter Griffin (1):
      clk: samsung: gs101: register cmu_misc clocks early

Sam Protsenko (15):
      dt-bindings: clock: exynos850: Add PDMA clocks
      clk: samsung: exynos850: Add PDMA clocks
      clk: samsung: exynos850: Propagate SPI IPCLK rate change
      dt-bindings: clock: exynos850: Add CMU_CPUCLK0 and CMU_CPUCL1
      clk: samsung: Improve clk-cpu.c style
      clk: samsung: Pull struct exynos_cpuclk into clk-cpu.c
      clk: samsung: Reduce params count in exynos_register_cpu_clock()
      clk: samsung: Use single CPU clock notifier callback for all chips
      clk: samsung: Group CPU clock functions by chip
      clk: samsung: Pass actual CPU clock registers base to CPU_CLK()
      clk: samsung: Pass register layout type explicitly to CLK_CPU()
      clk: samsung: Keep CPU clock chip specific data in a dedicated struct
      clk: samsung: Keep register offsets in chip specific structure
      clk: samsung: Pass mask to wait_until_mux_stable()
      clk: samsung: Add CPU clock support for Exynos850

Tudor Ambarus (2):
      dt-bindings: clock: google,gs101-clock: add PERIC0 clock management unit
      clk: samsung: gs101: add support for cmu_peric0

Varada Pavani (1):
      dt-bindings: clock: tesla,fsd: Fix spelling mistake

 .../bindings/clock/google,gs101-clock.yaml         |  28 +-
 .../bindings/clock/samsung,exynos850-clock.yaml    |  42 +
 .../devicetree/bindings/clock/tesla,fsd-clock.yaml |   2 +-
 drivers/clk/samsung/clk-cpu.c                      | 564 +++++++++----
 drivers/clk/samsung/clk-cpu.h                      |  53 +-
 drivers/clk/samsung/clk-exynos3250.c               |   2 +-
 drivers/clk/samsung/clk-exynos4.c                  |   9 +-
 drivers/clk/samsung/clk-exynos5250.c               |   5 +-
 drivers/clk/samsung/clk-exynos5420.c               |  16 +-
 drivers/clk/samsung/clk-exynos5433.c               |  10 +-
 drivers/clk/samsung/clk-exynos850.c                |  43 +-
 drivers/clk/samsung/clk-gs101.c                    | 940 ++++++++++++++++++++-
 drivers/clk/samsung/clk.h                          |   5 +-
 include/dt-bindings/clock/exynos850.h              |  56 ++
 include/dt-bindings/clock/google,gs101.h           | 129 +++
 15 files changed, 1661 insertions(+), 243 deletions(-)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ