linux-kernel - Re: [PATCH 2/4] reset: add GPIO-based reset controller

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <CAJ+vNU3y5pzqeBnr8LHDtJtU7zajfRvP=_WmAhP=cAp_3iGFQQ@mail.gmail.com>
Date: Thu, 29 Feb 2024 09:26:59 -0800
From: Tim Harvey <tharvey@...eworks.com>
To: Sean Anderson <sean.anderson@...o.com>, 
	Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Cc: Linux-ALSA <alsa-devel@...a-project.org>, andersson@...nel.org, bgoswami@...cinc.com, 
	brgl@...ev.pl, Mark Brown <broonie@...nel.org>, Conor Dooley <conor+dt@...nel.org>, 
	Device Tree Mailing List <devicetree@...r.kernel.org>, konrad.dybcio@...aro.org, 
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>, Liam Girdwood <lgirdwood@...il.com>, 
	linux-arm-msm@...r.kernel.org, open list <linux-kernel@...r.kernel.org>, 
	linux-sound@...r.kernel.org, Philipp Zabel <p.zabel@...gutronix.de>, perex@...ex.cz, 
	Rob Herring <robh+dt@...nel.org>, srinivas.kandagatla@...aro.org, tiwai@...e.com
Subject: Re: [PATCH 2/4] reset: add GPIO-based reset controller

> On 1/9/24 04:41, Krzysztof Kozlowski wrote:
>
> I think a separate pseudo-device is necessary a generic solution. So I
> guess I will revive my patchset.
>

Sean and Krzysztof,

I see a lot of value in a generic reset-gpio driver that you have both
tried to get accepted in the past. I support boards that have a number
of SPI and I2C devices that often have GPIO resets wired to them that
are pulled in hardware to the in-reset state and find no support in
the various drivers for reset handling. I've often wondered why a
generic gpio reset wasn't supported in the SPI/I2C cores like it is
for some other subsystems.

The approach of a gpios-reset solution makes sense to me.

Will you be submitting a follow-on series to your previous attempts?

Best Regards,

Tim