[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <6f329b93-1bea-4222-bbf2-e08ae7329283@linaro.org>
Date: Sat, 2 Mar 2024 03:22:33 +0100
From: Konrad Dybcio <konrad.dybcio@...aro.org>
To: Sibi Sankar <quic_sibis@...cinc.com>, andersson@...nel.org,
robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
catalin.marinas@....com, ulf.hansson@...aro.org
Cc: agross@...nel.org, conor+dt@...nel.org, ayan.kumar.halder@....com,
j@...nau.net, dmitry.baryshkov@...aro.org, nfraprado@...labora.com,
m.szyprowski@...sung.com, u-kumar1@...com, peng.fan@....com,
lpieralisi@...nel.org, quic_rjendra@...cinc.com, abel.vesa@...aro.org,
linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
quic_tsoni@...cinc.com, neil.armstrong@...aro.org
Subject: Re: [PATCH V5 1/5] dt-bindings: arm: cpus: Add qcom,oryon compatible
On 5.12.2023 07:23, Sibi Sankar wrote:
> From: Rajendra Nayak <quic_rjendra@...cinc.com>
>
> Oryon is the custom ARM CPU core implementation used in Qualcomm's
> X1E80100 SoC, document it.
>
> Signed-off-by: Rajendra Nayak <quic_rjendra@...cinc.com>
> Co-developed-by: Sibi Sankar <quic_sibis@...cinc.com>
> Signed-off-by: Sibi Sankar <quic_sibis@...cinc.com>
> ---
Chiming in on an old thread, please check with those in the know whether
these cores are Spectre-v3a/4-safe, and if so, add the MIDR to the
corresponding white/blacklists in arch/arm64/kernel/proton-pack.c
Also, please check for any erratas and supported-but-not-advertized-for-
-reasons features that may need to be implemented.
Doing this early will ensure we will all spend less % of our time
pulling out what remains of our hair when the platform suddenly
crashes for no reason!
Konrad
Powered by blists - more mailing lists