| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 14 Mar 2024 12:06:32 +0100
From: Heiko Stübner <heiko@...ech.de>
To: linux-kernel@...r.kernel.org, Dominik Poggel <pog@...y.com>
Cc: linux-rockchip@...ts.infradead.org, Dominik Poggel <pog@...y.com>
Subject: Re: [PATCH] arm64: dts: iesy: add support for iesy PX30 SoM OSM-S
Hi Dominik,
Am Donnerstag, 14. März 2024, 11:47:24 CET schrieb Dominik Poggel:
> This adds support for the iesy SoM iesy-rpx30-osm-sf and the matching
> evalboard iesy-rpx30-eva-mi.
>
> Signed-off-by: Dominik Poggel <pog@...y.com>
please don't test your mailer setup on the unsuspecting public [aka me ;-) ].
Mails to the Linux kernel lists are generally expected to be plain-text.
HTML mails like this one and the same from 11:37 make it impossible to
review.
I know this is somewhat hard to achieve with stuff like outlook, but for
example (some) kernel mailing lists reject html mails altogether.
Some general remarks already:
- patch subject: "arm64: dts: rockchip: add support for iesy PX30 SoM OSM-S"
- missing compatible in the board dts
- therefore probably also missing vendor-prefix - see [0]
- please add a separate patch that adds the compatible to the binding - see [1]
- alphabetical sorting ...
"leds {"
above
"max9867-sound {"
"&dsi {"
above
"&vopl {"
etc
- please remove "confidentiality" footers (and company advertisement)
- use scripts/get_maintainer.pl to get the list of recipients
- use scripts/checkpatch.pl
- please use proper versioning ... like
"[PATCH v2] ..."
for subsequent changed versions
Thanks
Heiko
[0] https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/vendor-prefixes.yaml
[1] https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=f3ff1d12bb2f6ebdbd12f0cafc02fe170bad6e7f
> ---
> arch/arm64/boot/dts/rockchip/Makefile | 1 +
> .../dts/rockchip/iesy-rpx30-eva-mi-v2.dts | 711 ++++++++++++++++++
> .../boot/dts/rockchip/iesy-rpx30-osm-sf.dtsi | 374 +++++++++
> 3 files changed, 1086 insertions(+)
> create mode 100644 arch/arm64/boot/dts/rockchip/iesy-rpx30-eva-mi-v2.dts
> create mode 100644 arch/arm64/boot/dts/rockchip/iesy-rpx30-osm-sf.dtsi
>
> diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile
> index f906a868b71a..d1ff29796d07 100644
> --- a/arch/arm64/boot/dts/rockchip/Makefile
> +++ b/arch/arm64/boot/dts/rockchip/Makefile
> @@ -1,4 +1,5 @@
> # SPDX-License-Identifier: GPL-2.0
> +dtb-$(CONFIG_ARCH_ROCKCHIP) += iesy-rpx30-eva-mi-v2.dtb
> dtb-$(CONFIG_ARCH_ROCKCHIP) += px30-evb.dtb
> dtb-$(CONFIG_ARCH_ROCKCHIP) += px30-engicam-px30-core-ctouch2.dtb
> dtb-$(CONFIG_ARCH_ROCKCHIP) += px30-engicam-px30-core-ctouch2-of10.dtb
> diff --git a/arch/arm64/boot/dts/rockchip/iesy-rpx30-eva-mi-v2.dts b/arch/arm64/boot/dts/rockchip/iesy-rpx30-eva-mi-v2.dts
> new file mode 100644
> index 000000000000..4a0a83a1a999
> --- /dev/null
> +++ b/arch/arm64/boot/dts/rockchip/iesy-rpx30-eva-mi-v2.dts
> @@ -0,0 +1,711 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Device Tree for iesy RPX30 EVA-MI V2.xx (Eval Kit)
> + *
> + * Copyright (c) 2022 iesy GmbH
> + */
> +
> +/dts-v1/;
> +#include <dt-bindings/input/input.h>
> +#include <dt-bindings/display/drm_mipi_dsi.h>
> +#include <dt-bindings/net/mscc-phy-vsc8531.h>
> +#include "iesy-rpx30-osm-sf.dtsi"
> +
> +/ {
> + model = "iesy RPX30 EVA-MI V2.xx (Eval Kit)";
> +
> + /* regulator for USB OTG port */
> + usb_a_vbus_regulator: regulator@1 {
> + compatible = "regulator-fixed";
> + regulator-name = "usb_a_vbus_regulator";
> + regulator-min-microvolt = <5000000>;
> + regulator-max-microvolt = <5000000>;
> + gpio = <&gpio3 RK_PC0 GPIO_ACTIVE_HIGH>;
> + enable-active-high;
> + };
> +
> + /* regulator for USB host port */
> + usb_b_vbus_regulator: regulator@2 {
> + compatible = "regulator-fixed";
> + regulator-name = "usb_b_vbus_regulator";
> + regulator-min-microvolt = <5000000>;
> + regulator-max-microvolt = <5000000>;
> + gpio = <&gpio3 RK_PC3 GPIO_ACTIVE_HIGH>;
> + enable-active-high;
> + regulator-always-on;
> + regulator-boot-on;
> + };
> +
> + /* regulator for IMX219 camera */
> + vdd1v2_imx219: regulator@3 {
> + compatible = "regulator-fixed";
> + regulator-name = "vdd1v2_imx219";
> + regulator-min-microvolt = <1200000>;
> + regulator-max-microvolt = <1200000>;
> + gpio = <&gpio3 RK_PC7 GPIO_ACTIVE_HIGH>;
> + enable-active-high;
> + regulator-always-on;
> + regulator-boot-on;
> + };
> +
> + /* regulator for SD Card on BB138 */
> + vdd3v3_bb138: regulator@4 {
> + compatible = "regulator-fixed";
> + regulator-name = "vdd3v3_bb138";
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-always-on;
> + regulator-boot-on;
> + };
> +
> + /* BB138a: 8 GPIOs on Pin Header */
> + header-gpios {
> + compatible = "generic-uio";
> + linux,uio-name = "header-gpios";
> +
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_gpio_a>;
> + };
> +
> + /* BB138a: MAX9867ETJ+ audio codec */
> + max9867-sound {
> + compatible = "simple-audio-card";
> + simple-audio-card,name = "rockchip,max9867-codec";
> + simple-audio-card,format = "i2s";
> +
> + simple-audio-card,widgets =
> + "Speaker", "Jack",
> + "Microphone", "Mic";
> + simple-audio-card,routing =
> + "Jack", "LOUT",
> + "Jack", "ROUT",
> + "Mic", "DMICL",
> + "Mic", "DMICR";
> +
> + simple-audio-card,frame-master = <&cpudai>;
> + simple-audio-card,bitclock-master = <&cpudai>;
> +
> + status = "okay";
> +
> + cpudai: simple-audio-card,cpu {
> + sound-dai = <&i2s1_2ch>;
> + dai-tdm-slot-num = <1>;
> + dai-tdm-slot-width = <16>;
> + };
> +
> + simple-audio-card,codec {
> + sound-dai = <&max9867>;
> + clocks = <&cru SCLK_I2S1_OUT>;
> + };
> + };
> +
> + leds {
> + compatible = "gpio-leds";
> +
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_leds_bb138>;
> +
> + /* BB138a: green user led (LD4) */
> + led@0 {
> + label = "USER_LED_00";
> + gpios = <&gpio3 RK_PA0 GPIO_ACTIVE_LOW>;
> + linux,default-trigger = "heartbeat";
> + };
> +
> + /* BB138a: yellow user led (LD9)) */
> + led@1 {
> + label = "USER_LED_01";
> + gpios = <&gpio3 RK_PA1 GPIO_ACTIVE_LOW>;
> + default-state = "off";
> + };
> + };
> +
> + user-buttons {
> + compatible = "gpio-keys";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + autorepeat;
> +
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_buttons>;
> +
> + /* BB138a: User-Button 1 */
> + user-button-1 {
> + label = "User Button 1";
> + gpios = <&gpio3 RK_PA2 GPIO_ACTIVE_LOW>;
> + linux,code = <KEY_X>;
> + };
> +
> + /* BB138a: User-Button 2 */
> + user-button-2 {
> + label = "User Button 2";
> + gpios = <&gpio3 RK_PA3 GPIO_ACTIVE_LOW>;
> + linux,code = <KEY_Z>;
> + };
> + };
> +};
> +
> +&gmac {
> + phy-supply = <&vcc_phy>;
> + phy-handle = <&gmac0_phy>;
> + clock_in_out = "input";
> + assigned-clocks = <&cru SCLK_GMAC>;
> + assigned-clock-parents = <&cru SCLK_GMAC>;
> + status = "okay";
> +
> + gmdio0: gmac0_mdio {
> + compatible = "snps,dwmac-mdio";
> +
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + /* BB138a: Ethernet PHY */
> + gmac0_phy: ethernet-phy@0 {
> + compatible = "ethernet-phy-id0007.0570";
> + reg = <0x0>;
> + max-speed = <100>;
> + vsc8531,vddmac = <1800>;
> + vsc8531,edge-slowdown = <76>;
> + vsc8531,led-0-mode = <VSC8531_LINK_100_ACTIVITY>;
> + vsc8531,led-1-mode = <VSC8531_LINK_100_ACTIVITY>;
> + };
> + };
> +};
> +
> +&u2phy {
> + status = "okay";
> +
> + /* BB138a: USB2.0 Host PHY */
> + u2phy_host: host-port {
> + phy-supply = <&vcc3v0_pmu>;
> + vbus-supply = <&usb_b_vbus_regulator>;
> + status = "okay";
> + pinctrl-0 = <&u2phy_host_pin>;
> + };
> +
> + /* BB138a: USB2.0 OTG PHY */
> + u2phy_otg: otg-port {
> + phy-supply = <&vcc3v0_pmu>;
> + vbus-supply = <&usb_a_vbus_regulator>;
> + status = "okay";
> + pinctrl-0 = <&u2phy_otg_pin>;
> + };
> +};
> +
> +&usb20_otg {
> + dr_mode = "otg";
> + status = "okay";
> +
> + /* should be defined to avoid kernel log error */
> + /* vusb_d: digital usb supply, 1.2V */
> + /* vusb_q: analog usb supply, 1.1V */
> + /* no further info available */
> + /* vusb_d-supply = <???>; */
> + /* vusb_a-supply = <???>; */
> +};
> +
> +&usb_host0_ehci {
> + /*vbus-supply = <&usb_b_vbus_regulator>;*/
> + status = "okay";
> +};
> +
> +&usb_host0_ohci {
> + /*vbus-supply = <&usb_b_vbus_regulator>;*/
> + status = "okay";
> +};
> +
> +&display_subsystem {
> + status = "okay";
> +};
> +
> +/* ARM Mali GPU */
> +&gpu {
> + mali-supply = <&vdd_logic>;
> + shadercores-supply = <&vdd_logic>;
> + status = "okay";
> +};
> +
> +/* Big Video Output Processor (VOPB) */
> +&vopb {
> + status = "okay";
> +};
> +
> +&vopb_mmu {
> + status = "okay";
> +};
> +
> +/* Little Video Output Processor (VOPL) */
> +&vopl {
> + status = "disabled";
> +};
> +
> +&vopl_mmu {
> + status = "disabled";
> +};
> +
> +/* Video Decoder Processing Unit (VDPU) */
> +&vdpu {
> + status = "okay";
> +};
> +
> +/* Video Encoder Processing Unit (VEPU) */
> +&vepu {
> + status = "okay";
> +};
> +
> +/* Display Serial Interface */
> +&dsi {
> + status = "okay";
> + rockchip,lane-rate = <891>;
> +
> + panel@0 {
> + compatible = "simple-panel-dsi";
> + reg = <0>;
> + power-supply = <&vcc3v3_lcd>;
> + prepare-delay-ms = <2>;
> + reset-delay-ms = <1>;
> + init-delay-ms = <20>;
> + enable-delay-ms = <120>;
> + disable-delay-ms = <50>;
> + unprepare-delay-ms = <20>;
> +
> + width-mm = <68>;
> + height-mm = <121>;
> +
> + dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
> + MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
> + dsi,format = <MIPI_DSI_FMT_RGB888>;
> + dsi,lanes = <2>;
> +
> + display-timings {
> + native-mode = <&timing2>;
> +
> + timing1: timing1 {
> + clock-frequency = <74250000>;
> + hactive = <1280>;
> + vactive = <720>;
> + hfront-porch = <110>;
> + hsync-len = <40>;
> + hback-porch = <220>;
> + vfront-porch = <5>;
> + vsync-len = <5>;
> + vback-porch = <20>;
> + hsync-active = <0>;
> + vsync-active = <0>;
> + de-active = <0>;
> + pixelclk-active = <0>;
> + };
> +
> + timing2: timing2 {
> + clock-frequency = <74250000>;
> + hactive = <1920>;
> + vactive = <1080>;
> + hfront-porch = <88>;
> + hsync-len = <44>;
> + hback-porch = <148>;
> + vfront-porch = <4>;
> + vsync-len = <5>;
> + vback-porch = <36>;
> + hsync-active = <0>;
> + vsync-active = <0>;
> + de-active = <0>;
> + pixelclk-active = <0>;
> + };
> + };
> +
> + ports {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + port@0 {
> + reg = <0>;
> + panel_in_dsi: endpoint {
> + remote-endpoint = <&dsi_out_panel>;
> + };
> + };
> + };
> +
> + /* should be defined to avoid kernel log errors */
> + /* vsp-supply is positive voltage supply, vsn-supply is negative voltage supply */
> + /* will not be critical: is not even used in simple-panel devicetree example */
> + /* vsp-supply = <???>; */
> + /* vsn-supply = <???>; */
> + };
> +
> + ports {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + port@1 {
> + reg = <1>;
> + dsi_out_panel: endpoint {
> + remote-endpoint = <&panel_in_dsi>;
> + };
> + };
> + };
> +};
> +
> +&dsi_in_vopb {
> + status = "okay";
> +};
> +
> +&dsi_in_vopl {
> + status = "disabled";
> +};
> +
> +&video_phy {
> + /* should be defined to avoid kernel log error */
> + /* no further info about video phy supply available */
> + /* phy-supply = "???"; */
> + status = "okay";
> +};
> +
> +/* BB138a: UART_A on MicroBus and Pin Header */
> +&uart0 {
> + status = "okay";
> +};
> +
> +/* BB138a: UART_B M.2 socket (not used) */
> +&uart1 {
> + status = "okay";
> +};
> +
> +/* BB138a: PWM outputs on Pin Header */
> +&pwm0 {
> + status = "okay";
> +};
> +
> +&pwm1 {
> + status = "okay";
> +};
> +
> +&pwm2 {
> + status = "okay";
> +};
> +
> +&pwm3 {
> + status = "okay";
> +};
> +
> +/* BB138a: SAR ADC inputs */
> +&saradc {
> + status = "okay";
> + vref-supply = <&vcc1v8_soc>;
> +};
> +
> +/* BB138a: SD card connector */
> +&sdmmc {
> + bus-width = <4>;
> + cap-mmc-highspeed;
> + cap-sd-highspeed;
> + supports-sd;
> + card-detect-delay = <800>;
> + ignore-pm-notify;
> + sd-uhs-sdr12;
> + sd-uhs-sdr25;
> + sd-uhs-sdr50;
> + sd-uhs-sdr104;
> + max-frequency = <135000000>;
> + vqmmc-supply = <&vccio_sd>;
> + vmmc-supply = <&vdd3v3_bb138>;
> + status = "okay";
> +};
> +
> +&i2s1_2ch {
> + pinctrl-0 = <&i2s1_2ch_mclk &i2s1_2ch_sclk &i2s1_2ch_lrck
> + &i2s1_2ch_sdi &i2s1_2ch_sdo>;
> + status = "okay";
> +};
> +
> +&i2c0 {
> + /* BB138a: LM75 sensor */
> + sensor@4e {
> + status = "okay";
> + compatible = "lm75";
> + reg = <0x4e>;
> + };
> +
> + /* BB138a: PFC85263 RTC */
> + rtc@51 {
> + status = "okay";
> + compatible = "nxp,pcf85263";
> + reg = <0x51>;
> + };
> +
> + /* BB138a: AT24C64D EEPROM */
> + eeprom@53 {
> + status = "okay";
> + compatible = "atmel,24c64";
> + reg = <0x53>;
> + pagesize = <32>;
> + };
> +};
> +
> +&i2c1 {
> + status = "okay";
> +
> + /* BB138a: HDMI to MIPI converter */
> + lt8912@48 {
> + compatible = "lontium,lt8912";
> + reg = <0x48>;
> + ddc-i2c-bus = <&i2c1>;
> + /* driver needs a valid reset gpio to function */
> + /* use not connected pin as dummy */
> + reset-gpios = <&gpio3 RK_PD3 GPIO_ACTIVE_LOW>; /* n.c. */
> + status = "okay";
> + };
> +
> + /* BB138a: MAX9867ETJ+ audio codec */
> + max9867: audio_codec@18 {
> + #sound-dai-cells = <0>;
> + compatible = "maxim,max9867";
> + reg = <0x18>;
> + status = "okay";
> + assigned-clocks = <&cru SCLK_I2S1_OUT>;
> + assigned-clock-parents = <&cru SCLK_I2S1_OUT>;
> + assigned-clock-rates = <50000000>;
> + };
> +};
> +
> +&spi0 {
> + status = "okay";
> +
> + spidev@0 {
> + compatible = "linux,spidev";
> + spi-max-frequency = <10000000>;
> + reg = <0>;
> + };
> +
> + spidev@1 {
> + compatible = "linux,spidev";
> + spi-max-frequency = <10000000>;
> + reg = <1>;
> + };
> +};
> +
> +&spi1 {
> + status = "okay";
> +
> + // next line only for CM006 REV1.00
> + cs-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>;
> +
> + spidev@0 {
> + compatible = "linux,spidev";
> + spi-max-frequency = <10000000>;
> + reg = <0>;
> + };
> +
> + spidev@1 {
> + compatible = "linux,spidev";
> + spi-max-frequency = <10000000>;
> + reg = <1>;
> + };
> +};
> +
> +&power {
> + pd_vi-supply = <&vdd_logic>;
> + pd_vpu-supply = <&vdd_logic>;
> + pd_gpu-supply = <&vdd_logic>;
> + pd_usb-supply = <&vdd_logic>;
> + pd_mmc_nand-supply = <&vdd_logic>;
> + pd_vo-supply = <&vdd_logic>;
> +};
> +
> +&io_domains {
> + status = "okay";
> +
> + vccio1-supply = <&vcc1v8_dvp>;
> + vccio2-supply = <&vccio_sd>;
> + vccio3-supply = <&vcc1v8_dvp>;
> + vccio4-supply = <&vcc1v8_dvp>;
> + vccio5-supply = <&vcc1v8_dvp>;
> + vccio6-supply = <&vcc1v8_soc>;
> + pmuio1-supply = <&vcc3v0_pmu>;
> + pmuio2-supply = <&vcc1v8_soc>;
> +};
> +
> +&pmu_io_domains {
> + status = "okay";
> +
> + pmuio1-supply = <&vcc3v0_pmu>;
> + pmuio2-supply = <&vcc1v8_soc>;
> +};
> +
> +&pinctrl {
> + headphone {
> + hp_det: hp-det {
> + rockchip,pins = <2 RK_PB0 RK_FUNC_GPIO &pcfg_pull_down>;
> + };
> + };
> +
> + leds {
> + pinctrl_leds_bb138: pinctrl-leds-bb138 {
> + rockchip,pins = <3 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none
> + 3 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>;
> + };
> + };
> +
> + i2c0 {
> + i2c0_xfer: i2c0-xfer {
> + rockchip,pins =
> + <0 RK_PB0 1 &pcfg_pull_none_8ma>,
> + <0 RK_PB1 1 &pcfg_pull_none_8ma>;
> + };
> + };
> +
> + i2c1 {
> + i2c1_xfer: i2c1-xfer {
> + rockchip,pins =
> + <0 RK_PC2 1 &pcfg_pull_none_8ma>,
> + <0 RK_PC3 1 &pcfg_pull_none_8ma>;
> + };
> + };
> +
> + i2c2 {
> + i2c2_xfer: i2c2-xfer {
> + rockchip,pins =
> + <2 RK_PB7 2 &pcfg_pull_none_8ma>,
> + <2 RK_PC0 2 &pcfg_pull_none_8ma>;
> + };
> + };
> +
> + gpiokeys {
> + pinctrl_buttons: buttongrp {
> + rockchip,pins = <3 RK_PA2 RK_FUNC_GPIO &pcfg_pull_up>,
> + <3 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>;
> + };
> + };
> +
> + uart0 {
> + uart0_xfer: uart0-xfer {
> + rockchip,pins =
> + <0 RK_PB2 1 &pcfg_pull_none_2ma>,
> + <0 RK_PB3 1 &pcfg_pull_up>;
> + };
> +
> + uart0_rts: uart0-rts {
> + rockchip,pins =
> + <0 RK_PB5 1 &pcfg_pull_none_2ma>;
> + };
> + };
> +
> + uart1 {
> + uart1_xfer: uart1-xfer {
> + rockchip,pins =
> + <1 RK_PC1 1 &pcfg_pull_none_2ma>,
> + <1 RK_PC0 1 &pcfg_pull_up>;
> + };
> +
> + uart1_rts: uart1-rts {
> + rockchip,pins =
> + <1 RK_PC3 1 &pcfg_pull_none_2ma>;
> + };
> + };
> +
> + gpio_bb138 {
> + pinctrl_gpio_a: pinctrl-gpio-a {
> + rockchip,pins =
> + <1 RK_PC4 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
> + <1 RK_PC5 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
> + <1 RK_PC6 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
> + <1 RK_PC7 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
> + <1 RK_PD0 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
> + <1 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
> + <3 RK_PD0 RK_FUNC_GPIO &pcfg_pull_up_4ma>,
> + <3 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up_4ma>;
> + };
> +
> + // ineffective at the moment, since not used by any object
> + pinctrl_gpio_b: pinctrl-gpio-b {
> + rockchip,pins =
> + <3 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none_2ma>,
> + <3 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none_2ma>,
> + <3 RK_PA2 RK_FUNC_GPIO &pcfg_pull_up_2ma>,
> + <3 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up_2ma>,
> + <3 RK_PA4 RK_FUNC_GPIO &pcfg_pull_up_2ma>,
> + <3 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up_2ma>,
> + <3 RK_PA6 RK_FUNC_GPIO &pcfg_pull_up_2ma>,
> + <3 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up_2ma>;
> + };
> + };
> +
> + pwm0 {
> + pwm0_pin: pwm0-pin {
> + rockchip,pins =
> + <0 RK_PB7 1 &pcfg_pull_none_2ma>;
> + };
> + };
> +
> + pwm1 {
> + pwm1_pin: pwm1-pin {
> + rockchip,pins =
> + <0 RK_PC0 1 &pcfg_pull_none_2ma>;
> + };
> + };
> +
> + pwm2 {
> + pwm2_pin: pwm2-pin {
> + rockchip,pins =
> + <2 RK_PB5 1 &pcfg_pull_none_2ma>;
> + };
> + };
> +
> + pwm3 {
> + pwm3_pin: pwm3-pin {
> + rockchip,pins =
> + <0 RK_PC1 1 &pcfg_pull_none_2ma>;
> + };
> + };
> +
> + spi0 {
> + spi0_clk: spi0-clk {
> + rockchip,pins =
> + <1 RK_PB7 3 &pcfg_pull_up_4ma>;
> + };
> +
> + spi0_csn: spi0-csn {
> + rockchip,pins =
> + <1 RK_PB6 3 &pcfg_pull_up_4ma>;
> + };
> +
> + spi0_mosi: spi0-mosi {
> + rockchip,pins =
> + <1 RK_PB4 3 &pcfg_pull_up_4ma>;
> + };
> + };
> +
> + spi1 {
> + /* spi1.sdo */
> + spi1_mosi: spi1-mosi {
> + rockchip,pins =
> + <3 RK_PB4 4 &pcfg_pull_none>;
> + };
> +
> + /* spi1.csn PIN E17 used! */
> + spi1_csn: spi1-csn {
> + rockchip,pins =
> + <3 RK_PB0 4 &pcfg_pull_none>;
> + };
> +
> + spi1_clk: spi1-clk {
> + rockchip,pins =
> + <3 RK_PB7 4 &pcfg_pull_none>;
> + };
> + };
> +
> + u2phy {
> + u2phy_host_pin: host-port {
> + rockchip,pins =
> + <3 RK_PC3 1 &pcfg_pull_none_4ma>;
> + };
> +
> + u2phy_otg_pin: otg-port {
> + rockchip,pins =
> + <3 RK_PC0 1 &pcfg_pull_none_4ma>;
> + };
> + };
> +};
> +
> +/* DON'T PUT ANYTHING BELOW HERE. PUT IT ABOVE PINCTRL */
> +/* DON'T PUT ANYTHING BELOW HERE. PUT IT ABOVE PINCTRL */
> +/* DON'T PUT ANYTHING BELOW HERE. PUT IT ABOVE PINCTRL */
> diff --git a/arch/arm64/boot/dts/rockchip/iesy-rpx30-osm-sf.dtsi b/arch/arm64/boot/dts/rockchip/iesy-rpx30-osm-sf.dtsi
> new file mode 100644
> index 000000000000..f9a79b99c653
> --- /dev/null
> +++ b/arch/arm64/boot/dts/rockchip/iesy-rpx30-osm-sf.dtsi
> @@ -0,0 +1,374 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Device Tree for iesy RPX30 OSM SF (OSM Module)
> + *
> + * Copyright (c) 2023 iesy GmbH
> + */
> +
> +#include "../rockchip/px30.dtsi"
> +
> +/ {
> + model = "iesy RPX30 OSM SF (OSM Module)";
> + compatible = "iesy,rpx30-osm-sf", "rockchip,px30";
> +
> + aliases {
> + mmc0 = &emmc;
> + mmc1 = &sdmmc;
> + mmc2 = &sdio;
> + };
> +
> + chosen {
> + bootargs = "earlycon=uart8250,mmio32,0xff160000 console=ttyFIQ0 rw root=PARTUUID=614e0000-0000 rootwait uio_pdrv_genirq.of_id=generic-uio";
> + };
> +
> + fiq-debugger {
> + compatible = "rockchip,fiq-debugger";
> + rockchip,serial-id = <2>;
> + rockchip,wake-irq = <0>;
> + /* If enable uart uses irq instead of fiq */
> + rockchip,irq-mode-enable = <1>;
> + rockchip,baudrate = <115200>; /* Only 115200 and 1500000 */
> + interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_LOW>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&uart2m1_xfer>;
> + status = "okay";
> + };
> +
> + charge-animation {
> + compatible = "rockchip,uboot-charge";
> + rockchip,uboot-charge-on = <0>;
> + rockchip,android-charge-on = <1>;
> + rockchip,uboot-low-power-voltage = <3500>;
> + rockchip,screen-on-voltage = <3600>;
> + status = "okay";
> + };
> +
> + vcc_phy: vcc-phy-regulator {
> + compatible = "regulator-fixed";
> + regulator-name = "vcc_phy";
> + regulator-always-on;
> + regulator-boot-on;
> + };
> +
> + vcc5v0_sys: vccsys {
> + compatible = "regulator-fixed";
> + regulator-name = "vcc5v0_sys";
> + regulator-always-on;
> + regulator-boot-on;
> + regulator-min-microvolt = <5000000>;
> + regulator-max-microvolt = <5000000>;
> + };
> +};
> +
> +&cpu0 {
> + cpu-supply = <&vdd_arm>;
> +};
> +
> +&cpu0_opp_table {
> + rockchip,avs = <1>;
> +};
> +
> +/* DDR PHY Interface - used for DDR monitoring */
> +&dfi {
> + status = "okay";
> +};
> +
> +/* Rockchip General Register File (GRF) */
> +&grf {
> + io_domains: io-domains {
> + /* should be defined to avoid kernel log error */
> + /* but no further info about vccio-oscgpi for PX30 available */
> + /* vccio-oscgpi-supply = <???>; */
> + };
> +};
> +
> +/* Dynamic Memory Controller */
> +&dmc {
> + center-supply = <&vdd_logic>;
> + auto-freq-en = <0>;
> + status = "okay";
> +};
> +
> +&rng {
> + status = "okay";
> +};
> +
> +/* eMMC on OSM module */
> +&emmc {
> + bus-width = <8>;
> + cap-mmc-highspeed;
> + mmc-hs200-1_8v;
> + supports-emmc;
> + disable-wp;
> + non-removable;
> + num-slots = <1>;
> + status = "okay";
> +
> + vmmc-supply = <&vcc3v3_sys>;
> + vqmmc-supply = <&vcc1v8_soc>;
> +};
> +
> +&i2c0 {
> + status = "okay";
> +
> + /* Power Management IC */
> + rk809: pmic@20 {
> + compatible = "rockchip,rk809";
> + reg = <0x20>;
> + interrupt-parent = <&gpio0>;
> + interrupts = <7 IRQ_TYPE_LEVEL_LOW>;
> + pinctrl-names = "default", "pmic-sleep",
> + "pmic-power-off", "pmic-reset";
> + pinctrl-0 = <&pmic_int>;
> + pinctrl-1 = <&soc_slppin_slp>, <&rk817_slppin_slp>;
> + pinctrl-2 = <&soc_slppin_gpio>, <&rk817_slppin_pwrdn>;
> + pinctrl-3 = <&soc_slppin_rst>, <&rk817_slppin_rst>;
> + rockchip,system-power-controller;
> + wakeup-source;
> + #clock-cells = <1>;
> + clock-output-names = "rk808-clkout1", "rk808-clkout2";
> + //fb-inner-reg-idxs = <2>;
> + /* 1: rst regs (default in codes), 0: rst the pmic */
> + pmic-reset-func = <1>;
> +
> + vcc1-supply = <&vcc5v0_sys>;
> + vcc2-supply = <&vcc5v0_sys>;
> + vcc3-supply = <&vcc5v0_sys>;
> + vcc4-supply = <&vcc5v0_sys>;
> + vcc5-supply = <&vcc3v3_sys>;
> + vcc6-supply = <&vcc5v0_sys>;
> + vcc7-supply = <&vcc3v3_sys>;
> + vcc8-supply = <&vcc5v0_sys>;
> + vcc9-supply = <&vcc5v0_sys>;
> +
> + pwrkey {
> + status = "okay";
> + };
> +
> + pinctrl_rk8xx: pinctrl_rk8xx {
> + gpio-controller;
> + #gpio-cells = <2>;
> +
> + rk817_slppin_null: rk817_slppin_null {
> + pins = "gpio_slp";
> + function = "pin_fun0";
> + };
> +
> + rk817_slppin_slp: rk817_slppin_slp {
> + pins = "gpio_slp";
> + function = "pin_fun1";
> + };
> +
> + rk817_slppin_pwrdn: rk817_slppin_pwrdn {
> + pins = "gpio_slp";
> + function = "pin_fun2";
> + };
> +
> + rk817_slppin_rst: rk817_slppin_rst {
> + pins = "gpio_slp";
> + function = "pin_fun3";
> + };
> + };
> +
> + regulators {
> + /* SW1: 1V0 LOG */
> + vdd_logic: DCDC_REG1 {
> + regulator-always-on;
> + regulator-boot-on;
> + regulator-min-microvolt = <900000>;
> + regulator-max-microvolt = <1100000>;
> + regulator-ramp-delay = <6001>;
> + regulator-initial-mode = <0x2>;
> + regulator-name = "vdd_logic";
> + regulator-state-mem {
> + regulator-on-in-suspend;
> + regulator-suspend-microvolt = <950000>;
> + };
> + };
> +
> + /* SW2: 1V0 ARM */
> + vdd_arm: DCDC_REG2 {
> + regulator-always-on;
> + regulator-boot-on;
> + regulator-min-microvolt = <950000>;
> + regulator-max-microvolt = <1350000>;
> + regulator-ramp-delay = <6001>;
> + regulator-initial-mode = <0x2>;
> + regulator-name = "vdd_arm";
> + regulator-state-mem {
> + regulator-off-in-suspend;
> + regulator-suspend-microvolt = <950000>;
> + };
> + };
> +
> + /* SW3: 1V2 DDR */
> + vcc_ddr: DCDC_REG3 {
> + regulator-always-on;
> + regulator-boot-on;
> + regulator-name = "vcc_ddr";
> + regulator-initial-mode = <0x2>;
> + regulator-state-mem {
> + regulator-on-in-suspend;
> + };
> + };
> +
> + /* SW4: unused */
> +
> + /* SW5: 3V3 IO */
> + vcc3v3_sys: DCDC_REG5 {
> + regulator-always-on;
> + regulator-boot-on;
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-name = "vcc3v3_sys";
> + regulator-state-mem {
> + regulator-on-in-suspend;
> + regulator-suspend-microvolt = <3300000>;
> + };
> + };
> +
> + /* LDO1: 1V0 LDO1 */
> + vcc_1v0: LDO_REG1 {
> + regulator-always-on;
> + regulator-boot-on;
> + regulator-min-microvolt = <1000000>;
> + regulator-max-microvolt = <1000000>;
> + regulator-name = "vcc_1v0";
> + regulator-state-mem {
> + regulator-on-in-suspend;
> + regulator-suspend-microvolt = <1000000>;
> + };
> + };
> +
> + /* LDO2: 1V8 IO1 */
> + vcc1v8_soc: LDO_REG2 {
> + regulator-always-on;
> + regulator-boot-on;
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <1800000>;
> +
> + regulator-name = "vcc1v8_soc";
> + regulator-state-mem {
> + regulator-on-in-suspend;
> + regulator-suspend-microvolt = <1800000>;
> + };
> + };
> +
> + /* LDO3: 1V0 LDO3 */
> + vdd1v0_soc: LDO_REG3 {
> + regulator-always-on;
> + regulator-boot-on;
> + regulator-min-microvolt = <1000000>;
> + regulator-max-microvolt = <1000000>;
> +
> + regulator-name = "vcc1v0_soc";
> + regulator-state-mem {
> + regulator-on-in-suspend;
> + regulator-suspend-microvolt = <1000000>;
> + };
> + };
> +
> + /* LDO4: 3V3 PMU */
> + vcc3v0_pmu: LDO_REG4 {
> + regulator-always-on;
> + regulator-boot-on;
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> +
> + regulator-name = "vcc3v0_pmu";
> + regulator-state-mem {
> + regulator-on-in-suspend;
> + regulator-suspend-microvolt = <3300000>;
> +
> + };
> + };
> +
> + /* LDO5: VCC SD */
> + vccio_sd: LDO_REG5 {
> + regulator-always-on;
> + regulator-boot-on;
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <3300000>;
> +
> + regulator-name = "vccio_sd";
> + regulator-state-mem {
> + regulator-on-in-suspend;
> + regulator-suspend-microvolt = <3300000>;
> + };
> + };
> +
> + /* LDO6: unused */
> +
> + /* LDO7: unused */
> +
> + /* LDO8: 1V8 IO2 */
> + vcc1v8_dvp: LDO_REG8 {
> + regulator-always-on;
> + regulator-boot-on;
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <1800000>;
> +
> + regulator-name = "vcc1v8_dvp";
> + regulator-state-mem {
> + regulator-on-in-suspend;
> + regulator-suspend-microvolt = <1800000>;
> + };
> + };
> +
> + /* LDO9: unused */
> +
> + /* Switch 1: unused */
> +
> + vcc3v3_lcd: SWITCH_REG2 {
> + regulator-name = "vcc3v3_lcd";
> + };
> + };
> + };
> +
> + /* RTC on OSM module REV3.00 */
> + rtc@68 {
> + status = "okay";
> + compatible = "adi,max31343";
> + reg = <0x68>;
> + };
> +
> + /* CAT24C32 EEPROM on OSM module */
> + eeprom@50 {
> + status = "okay";
> + compatible = "atmel,24c32";
> + reg = <0x50>;
> + pagesize = <32>;
> + };
> +};
> +
> +&pinctrl {
> + pmic {
> + pmic_int: pmic_int {
> + rockchip,pins =
> + <0 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up>;
> + };
> +
> + soc_slppin_gpio: soc_slppin_gpio {
> + rockchip,pins =
> + <0 RK_PA4 RK_FUNC_GPIO &pcfg_output_low>;
> + };
> +
> + soc_slppin_slp: soc_slppin_slp {
> + rockchip,pins =
> + <0 RK_PA4 1 &pcfg_pull_none>;
> + };
> +
> + soc_slppin_rst: soc_slppin_rst {
> + rockchip,pins =
> + <0 RK_PA4 2 &pcfg_pull_none>;
> + };
> + };
> +
> + uart2-m1 {
> + uart2m1_xfer: uart2m1-xfer {
> + rockchip,pins =
> + <2 RK_PB4 2 &pcfg_pull_up>,
> + <2 RK_PB6 2 &pcfg_pull_up_2ma>;
> + };
> + };
> +};
> --
> 2.44.0
>
>
>
> ---------------------------------------------------------------------------------------------------------------------
>
> Immer gut informiert sein mit dem Product Development Blog (PDB)
>
>
> Bleiben Sie stets gut informiert über unsere Computermodule der OSM Baureihe und erhalten Sie aktuelle Informationen aus unserer Entwicklungsabteilung.
> Für weitere Informationen, als auch der Möglichkeit zu Registrierung, nutzen Sie den nachfolgenden Link:
> https://news.iesy.com/registrierung-product-development-blog-pdb-iesy-gmbh
>
> Always be well informed with the Product Development Blog (PDB)
> Stay well informed about our computer modules of the OSM series and get the latest information from our development department.
> For more information, as well as the possibility to register, please use the following link:
> https://news.iesy.com/en/registration-product-development-blog-pdb-iesy-gmbh
>
> ---------------------------------------------------------------------------------------------------------------------
>
> Die in dieser E-Mail enthaltenen Informationen sind vertraulich und lediglich für den Empfänger bestimmt.
> Sollten Sie nicht der eigentliche Empfänger sein, informieren Sie uns bitte umgehend und löschen diese E-Mail.
>
> The information contained in this message is confidential and is intended for the addressee only.
> If you are not the intended recipient, please inform us immediately and delete this email.
Powered by blists - more mailing lists