| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 28 Mar 2024 04:20:53 +0530
From: Shreeya Patel <shreeya.patel@...labora.com>
To: heiko@...ech.de,
mchehab@...nel.org,
robh@...nel.org,
krzysztof.kozlowski+dt@...aro.org,
conor+dt@...nel.org,
mturquette@...libre.com,
sboyd@...nel.org,
p.zabel@...gutronix.de,
jose.abreu@...opsys.com,
nelson.costa@...opsys.com,
dmitry.osipenko@...labora.com,
sebastian.reichel@...labora.com,
shawn.wen@...k-chips.com,
nicolas.dufresne@...labora.com,
hverkuil@...all.nl,
hverkuil-cisco@...all.nl
Cc: kernel@...labora.com,
linux-kernel@...r.kernel.org,
linux-media@...r.kernel.org,
devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-rockchip@...ts.infradead.org,
linux-clk@...r.kernel.org,
linux-arm@...ts.infradead.org,
Shreeya Patel <shreeya.patel@...labora.com>
Subject: [PATCH v3 2/6] clk: rockchip: rst-rk3588: Add reset line for HDMI Receiver
Export hdmirx_biu reset line required by the Synopsys
DesignWare HDMIRX Controller.
Signed-off-by: Shreeya Patel <shreeya.patel@...labora.com>
---
Changes in v3 :-
- No change
Changes in v2 :-
- Improve the subject line and commit message description.
drivers/clk/rockchip/rst-rk3588.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/clk/rockchip/rst-rk3588.c b/drivers/clk/rockchip/rst-rk3588.c
index e855bb8d5413..c4ebc01f1c9c 100644
--- a/drivers/clk/rockchip/rst-rk3588.c
+++ b/drivers/clk/rockchip/rst-rk3588.c
@@ -577,6 +577,7 @@ static const int rk3588_register_offset[] = {
/* SOFTRST_CON59 */
RK3588_CRU_RESET_OFFSET(SRST_A_HDCP1_BIU, 59, 6),
+ RK3588_CRU_RESET_OFFSET(SRST_A_HDMIRX_BIU, 59, 7),
RK3588_CRU_RESET_OFFSET(SRST_A_VO1_BIU, 59, 8),
RK3588_CRU_RESET_OFFSET(SRST_H_VOP1_BIU, 59, 9),
RK3588_CRU_RESET_OFFSET(SRST_H_VOP1_S_BIU, 59, 10),
--
2.39.2
Powered by blists - more mailing lists