lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date: Thu,  4 Apr 2024 07:17:02 -0700
From: kan.liang@...ux.intel.com
To: peterz@...radead.org,
	mingo@...hat.com,
	acme@...nel.org,
	namhyung@...nel.org,
	irogers@...gle.com,
	adrian.hunter@...el.com,
	alexander.shishkin@...ux.intel.com,
	linux-kernel@...r.kernel.org
Cc: ak@...ux.intel.com,
	Kan Liang <kan.liang@...ux.intel.com>
Subject: [PATCH 0/4] Support Lunar Lake and Arrow Lake uncore PMU

From: Kan Liang <kan.liang@...ux.intel.com>

>From the uncore PMU's perspective, the Lunar Lake and Arrow Lake are the
same, which are similar to the previous generation Meteor Lake. The
uncore PerfMon registers are located at both MSR and MMIO space.
The patch set is to enable the uncore PMUs for the Lunar Lake and
Arrow Lake.

Kan Liang (2):
  perf/x86/intel/uncore: Factor out common MMIO init and ops functions
  perf/x86/intel/uncore: Add Lunar Lake and Arrow Lake support

Zhenyu Wang (2):
  perf/x86/intel/uncore: Add LNL uncore iMC freerunning support
  perf/x86/intel/uncore: Use D0:F0 as a default device

 arch/x86/events/intel/uncore.c     |   7 ++
 arch/x86/events/intel/uncore.h     |   2 +
 arch/x86/events/intel/uncore_snb.c | 169 ++++++++++++++++++++++++++---
 3 files changed, 161 insertions(+), 17 deletions(-)

-- 
2.35.1


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ