[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20240411133755.GA26535@willie-the-truck>
Date: Thu, 11 Apr 2024 14:37:56 +0100
From: Will Deacon <will@...nel.org>
To: Zayd Qumsieh <zayd_qumsieh@...le.com>
Cc: Catalin Marinas <catalin.marinas@....com>,
Mark Brown <broonie@...nel.org>, Ard Biesheuvel <ardb@...nel.org>,
Mark Rutland <mark.rutland@....com>,
Mateusz Guzik <mjguzik@...il.com>,
Anshuman Khandual <anshuman.khandual@....com>,
Marc Zyngier <maz@...nel.org>,
Oliver Upton <oliver.upton@...ux.dev>,
Miguel Luis <miguel.luis@...cle.com>,
Joey Gouly <joey.gouly@....com>,
Christoph Paasch <cpaasch@...le.com>,
Kees Cook <keescook@...omium.org>,
Sami Tolvanen <samitolvanen@...gle.com>,
Baoquan He <bhe@...hat.com>,
Lecopzer Chen <lecopzer.chen@...iatek.com>,
Joel Granados <j.granados@...sung.com>,
Dawei Li <dawei.li@...ngroup.cn>,
Andrew Morton <akpm@...ux-foundation.org>,
Florent Revest <revest@...omium.org>,
David Hildenbrand <david@...hat.com>,
Stefan Roesch <shr@...kernel.io>, Andy Chiu <andy.chiu@...ive.com>,
Josh Triplett <josh@...htriplett.org>,
Oleg Nesterov <oleg@...hat.com>, Helge Deller <deller@....de>,
Zev Weiss <zev@...ilderbeest.net>,
Ondrej Mosnacek <omosnace@...hat.com>,
Miguel Ojeda <ojeda@...nel.org>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 0/3] tso: aarch64: Expose TSO for virtualized linux on
Apple Silicon
Hi Zayd,
It makes a nice change to see an apple.com address on the mailing list!
On Wed, Apr 10, 2024 at 02:16:38PM -0700, Zayd Qumsieh wrote:
> x86 CPUs use a TSO memory model. Apple Silicon CPUs have the ability to
> selectively use a TSO memory model. This can be done by setting the
> ACTLR.TSOEN bit to 1. This feature is useful for x86 emulators, since it
> removes the need for emulators to insert memory barriers in order to abide
> by the TSO memory model. This patch series will add ACTLR.TSOEN support to
> virtualized linux on Apple Silicon machines. Userspace will be able to use
> a prctl to change the memory model of the CPU from the default ARM64 memory
> model to a TSO memory model.
FWIW: I've replied on the other series from Hector:
https://lore.kernel.org/lkml/20240411132853.GA26481@willie-the-truck/T/#t
Will
Powered by blists - more mailing lists