lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date: Fri, 12 Apr 2024 10:23:27 +0530
From: "Kumar, Udit" <u-kumar1@...com>
To: Judith Mendez <jm@...com>, Rob Herring <robh@...nel.org>,
        Krzysztof
 Kozlowski <krzysztof.kozlowski+dt@...aro.org>
CC: Nishanth Menon <nm@...com>, Vignesh Raghavendra <vigneshr@...com>,
        Tero
 Kristo <kristo@...nel.org>, Conor Dooley <conor+dt@...nel.org>,
        <linux-arm-kernel@...ts.infradead.org>, <devicetree@...r.kernel.org>,
        <linux-kernel@...r.kernel.org>, Bhavya Kapoor <b-kapoor@...com>,
        Dasnavis
 Sabiya <sabiya.d@...com>
Subject: Re: [PATCH 6/7] arm64: dts: ti: k3-am69-sk: Remove HS400 mode support
 for eMMC

Hi Judith

On 4/12/2024 4:22 AM, Judith Mendez wrote:
> From: Dasnavis Sabiya <sabiya.d@...com>
>
> The eMMC fails to enumerate intermittently on HS400 mode. Also
> observing multiple CQE recovery warnings.
> Update the sdhci0 node to disable HS400 and set HS200 mode for
> eMMC node.
>
> Signed-off-by: Dasnavis Sabiya <sabiya.d@...com>
> Signed-off-by: Vignesh Raghavendra <vigneshr@...com>
> ---
>   arch/arm64/boot/dts/ti/k3-am69-sk.dts | 1 +
>   1 file changed, 1 insertion(+)
>
> diff --git a/arch/arm64/boot/dts/ti/k3-am69-sk.dts b/arch/arm64/boot/dts/ti/k3-am69-sk.dts
> index 50de2a448a3a6..a677bb9200a35 100644
> --- a/arch/arm64/boot/dts/ti/k3-am69-sk.dts
> +++ b/arch/arm64/boot/dts/ti/k3-am69-sk.dts
> @@ -906,6 +906,7 @@ &main_sdhci0 {
>   	non-removable;
>   	ti,driver-strength-ohm = <50>;
>   	disable-wp;
> +	no-mmc-hs400;


This is just WA to get rid of CQE errors. I prefer to hold this patch 
under debug from hardware side is not complete.

>   };
>   
>   &main_sdhci1 {

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ