lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <4764d988a07ec3defb56f98190427a7b.sboyd@kernel.org>
Date: Fri, 19 Apr 2024 19:10:07 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Catalin Popescu <catalin.popescu@...ca-geosystems.com>, biju.das.jz@...renesas.com, marek.vasut+renesas@...lbox.org, marex@...x.de, mturquette@...libre.com
Cc: linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org, bsp-development.geo@...ca-geosystems.com, m.felsch@...gutronix.de, Catalin Popescu <catalin.popescu@...ca-geosystems.com>
Subject: Re: [PATCH] clk: rs9: fix wrong default value for clock amplitude

Quoting Catalin Popescu (2024-04-15 07:03:48)
> According to 9FGV0241, 9FGV0441 & 9FGV0841 datasheets, the default
> value for the clock amplitude is 0.8V, while the driver assumes 0.7V.
> 
> Additionally, define constants for default values for both clock
> amplitude and spread spectrum and use them.
> 
> Fixes: 892e0ddea1aa ("clk: rs9: Add Renesas 9-series PCIe clock generator driver")
> 
> Signed-off-by: Catalin Popescu <catalin.popescu@...ca-geosystems.com>
> Reviewed-by: Marek Vasut <marex@...x.de>
> ---

Applied to clk-next

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ