| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID:
<DU0PR04MB9417AE3A84178A0350D2D0BB88102@DU0PR04MB9417.eurprd04.prod.outlook.com>
Date: Wed, 24 Apr 2024 10:39:43 +0000
From: Peng Fan <peng.fan@....com>
To: Fabio Aiuto <fabio.aiuto@...icam.com>, Shawn Guo <shawnguo@...nel.org>,
Sascha Hauer <s.hauer@...gutronix.de>, Krzysztof Kozlowski
<krzysztof.kozlowski+dt@...aro.org>, Rob Herring <robh@...nel.org>, Conor
Dooley <conor+dt@...nel.org>
CC: "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"imx@...ts.linux.dev" <imx@...ts.linux.dev>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>, "linux-kernel@...r.kernel.org"
<linux-kernel@...r.kernel.org>, matteo.lisi <matteo.lisi@...icam.com>, Mirko
Ardinghi <mirko.ardinghi@...icam.com>
Subject: RE: [PATCH v4 2/3] arm64: dts: imx93: add Engicam i.Core MX93 SoM
> Subject: [PATCH v4 2/3] arm64: dts: imx93: add Engicam i.Core MX93 SoM
>
> i.Core MX93 is a NXP i.MX93 based EDIMM SoM by Engicam.
>
> Main features:
>
> CPU: NXP i.MX 93
> MEMORY: Up to 2GB LPDDR4
> NETWORKING: 2x Gb Ethernet
> USB: USB OTG 2.0, USB HOST 2.0
> STORAGE: eMMC starting from 4GB
> PERIPHERALS: UART, I2C, SPI, CAN, SDIO, GPIO
>
> The i.Core MX93 needs to be mounted on top of Engicam baseboards to work.
>
> Add devicetree include file.
>
> Cc: Matteo Lisi <matteo.lisi@...icam.com>
> Cc: Mirko Ardinghi <mirko.ardinghi@...icam.com>
> Signed-off-by: Fabio Aiuto <fabio.aiuto@...icam.com>
Reviewed-by: Peng Fan <peng.fan@....com>
> ---
> .../boot/dts/freescale/imx93-icore-mx93.dtsi | 271 ++++++++++++++++++
> 1 file changed, 271 insertions(+)
> create mode 100644 arch/arm64/boot/dts/freescale/imx93-icore-mx93.dtsi
>
> diff --git a/arch/arm64/boot/dts/freescale/imx93-icore-mx93.dtsi
> b/arch/arm64/boot/dts/freescale/imx93-icore-mx93.dtsi
> new file mode 100644
> index 000000000000..32a56d51f904
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx93-icore-mx93.dtsi
> @@ -0,0 +1,271 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022 NXP
> + * Copyright 2024 Engicam s.r.l.
> + */
> +
> +/dts-v1/;
> +
> +#include "imx93.dtsi"
> +
> +/ {
> + model = "Engicam i.Core MX93 SoM";
> + compatible = "engicam,icore-mx93", "fsl,imx93";
> +
> + reg_vref_1v8: regulator-adc-vref {
> + compatible = "regulator-fixed";
> + regulator-name = "vref_1v8";
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <1800000>;
> + };
> +};
> +
> +&adc1 {
> + vref-supply = <®_vref_1v8>;
> + status = "okay";
> +};
> +
> +&eqos {
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_eqos>;
> + phy-mode = "rgmii-id";
> + phy-handle = <ðphy1>;
> + status = "okay";
> +
> + mdio {
> + compatible = "snps,dwmac-mdio";
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + ethphy1: ethernet-phy@7 {
> + compatible = "ethernet-phy-ieee802.3-c22";
> + reg = <7>;
> + };
> + };
> +};
> +
> +&fec {
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_fec>;
> + phy-mode = "rgmii-id";
> + phy-handle = <ðphy2>;
> + fsl,magic-packet;
> + status = "okay";
> +
> + mdio {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + ethphy2: ethernet-phy@7 {
> + compatible = "ethernet-phy-ieee802.3-c22";
> + reg = <7>;
> + };
> + };
> +};
> +
> +&lpi2c2 {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + clock-frequency = <400000>;
> + pinctrl-names = "default", "sleep";
> + pinctrl-0 = <&pinctrl_lpi2c2>;
> + pinctrl-1 = <&pinctrl_lpi2c2>;
> + status = "okay";
> +
> + pmic@25 {
> + compatible = "nxp,pca9451a";
> + reg = <0x25>;
> + nxp,wdog_b-warm-reset;
> +
> + interrupt-parent = <&gpio2>;
> + interrupts = <15 IRQ_TYPE_LEVEL_LOW>;
> +
> + regulators {
> + buck1: BUCK1 {
> + regulator-name = "BUCK1";
> + regulator-min-microvolt = <600000>;
> + regulator-max-microvolt = <2187500>;
> + regulator-boot-on;
> + regulator-always-on;
> + regulator-ramp-delay = <3125>;
> + };
> +
> + buck2: BUCK2 {
> + regulator-name = "BUCK2";
> + regulator-min-microvolt = <600000>;
> + regulator-max-microvolt = <2187500>;
> + regulator-boot-on;
> + regulator-always-on;
> + regulator-ramp-delay = <3125>;
> + };
> +
> + buck4: BUCK4{
> + regulator-name = "BUCK4";
> + regulator-min-microvolt = <600000>;
> + regulator-max-microvolt = <3400000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + buck5: BUCK5{
> + regulator-name = "BUCK5";
> + regulator-min-microvolt = <600000>;
> + regulator-max-microvolt = <3400000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + buck6: BUCK6 {
> + regulator-name = "BUCK6";
> + regulator-min-microvolt = <600000>;
> + regulator-max-microvolt = <3400000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ldo1: LDO1 {
> + regulator-name = "LDO1";
> + regulator-min-microvolt = <1600000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ldo2: LDO2 {
> + regulator-name = "LDO2";
> + regulator-min-microvolt = <800000>;
> + regulator-max-microvolt = <1150000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ldo3: LDO3 {
> + regulator-name = "LDO3";
> + regulator-min-microvolt = <800000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ldo4: LDO4 {
> + regulator-name = "LDO4";
> + regulator-min-microvolt = <800000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ldo5: LDO5 {
> + regulator-name = "LDO5";
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> + };
> + };
> +};
> +
> +&usdhc1 {
> + pinctrl-names = "default", "state_100mhz", "state_200mhz";
> + pinctrl-0 = <&pinctrl_usdhc1>;
> + pinctrl-1 = <&pinctrl_usdhc1>;
> + pinctrl-2 = <&pinctrl_usdhc1>;
> + bus-width = <8>;
> + non-removable;
> + status = "okay";
> +};
> +
> +&usdhc2 {/*SD Card*/
> + pinctrl-names = "default", "state_100mhz", "state_200mhz";
> + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
> + pinctrl-1 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
> + pinctrl-2 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
> + cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>;
> + bus-width = <4>;
> + no-1-8-v;
> + max-frequency = <25000000>;
> + status = "okay";
> +};
> +
> +&iomuxc {
> +
> + pinctrl_eqos: eqosgrp {
> + fsl,pins = <
> + MX93_PAD_ENET1_MDC__ENET_QOS_MDC
> 0x53e
> + MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO
> 0x53e
> + MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0
> 0x53e
> + MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1
> 0x53e
> + MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2
> 0x53e
> + MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3
> 0x53e
> +
> MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_C
> LK 0x53e
> +
> MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x53e
> + MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0
> 0x53e
> + MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1
> 0x53e
> + MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2
> 0x53e
> + MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3
> 0x53e
> +
> MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_C
> LK 0x53e
> +
> MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x53e
> + >;
> + };
> +
> + pinctrl_fec: fecgrp {
> + fsl,pins = <
> + MX93_PAD_ENET2_MDC__ENET1_MDC
> 0x57e
> + MX93_PAD_ENET2_MDIO__ENET1_MDIO
> 0x57e
> + MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0
> 0x57e
> + MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1
> 0x57e
> + MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2
> 0x57e
> + MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3
> 0x57e
> + MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC
> 0x5fe
> + MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL
> 0x57e
> + MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0
> 0x57e
> + MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1
> 0x57e
> + MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2
> 0x57e
> + MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3
> 0x57e
> + MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC
> 0x5fe
> + MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL
> 0x57e
> + >;
> + };
> +
> + pinctrl_lpi2c2: lpi2c2grp {
> + fsl,pins = <
> + MX93_PAD_I2C2_SCL__LPI2C2_SCL
> 0x40000b9e
> + MX93_PAD_I2C2_SDA__LPI2C2_SDA
> 0x40000b9e
> + >;
> + };
> +
> + pinctrl_usdhc1: usdhc1grp {
> + fsl,pins = <
> + MX93_PAD_SD1_CLK__USDHC1_CLK
> 0x15fe
> + MX93_PAD_SD1_CMD__USDHC1_CMD
> 0x13fe
> + MX93_PAD_SD1_DATA0__USDHC1_DATA0
> 0x13fe
> + MX93_PAD_SD1_DATA1__USDHC1_DATA1
> 0x13fe
> + MX93_PAD_SD1_DATA2__USDHC1_DATA2
> 0x13fe
> + MX93_PAD_SD1_DATA3__USDHC1_DATA3
> 0x13fe
> + MX93_PAD_SD1_DATA4__USDHC1_DATA4
> 0x13fe
> + MX93_PAD_SD1_DATA5__USDHC1_DATA5
> 0x13fe
> + MX93_PAD_SD1_DATA6__USDHC1_DATA6
> 0x13fe
> + MX93_PAD_SD1_DATA7__USDHC1_DATA7
> 0x13fe
> + MX93_PAD_SD1_STROBE__USDHC1_STROBE
> 0x15fe
> + >;
> + };
> +
> + pinctrl_usdhc2: usdhc2grp {
> + fsl,pins = <
> + MX93_PAD_SD2_CLK__USDHC2_CLK
> 0x170e
> + MX93_PAD_SD2_CMD__USDHC2_CMD
> 0x130e
> + MX93_PAD_SD2_DATA0__USDHC2_DATA0
> 0x130e
> + MX93_PAD_SD2_DATA1__USDHC2_DATA1
> 0x130e
> + MX93_PAD_SD2_DATA2__USDHC2_DATA2
> 0x130e
> + MX93_PAD_SD2_DATA3__USDHC2_DATA3
> 0x130e
> + MX93_PAD_SD2_VSELECT__USDHC2_VSELECT
> 0x51e
> + >;
> + };
> +
> + pinctrl_usdhc2_gpio: usdhc2gpiogrp {
> + fsl,pins = <
> + MX93_PAD_SD2_CD_B__GPIO3_IO00
> 0x31e
> + >;
> + };
> +};
> --
> 2.34.1
>
Powered by blists - more mailing lists