lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <c599baf5-5d10-4b17-b762-4f0f4a4ccfcc@amd.com>
Date: Wed, 24 Apr 2024 13:27:07 +0200
From: Michal Simek <michal.simek@....com>
To: "Havalige, Thippeswamy" <thippeswamy.havalige@....com>,
 Sean Anderson <sean.anderson@...ux.dev>,
 Lorenzo Pieralisi <lpieralisi@...nel.org>,
 Krzysztof Wilczyński <kw@...ux.com>,
 Rob Herring <robh@...nel.org>,
 "linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>,
 "Gogada, Bharat Kumar" <bharat.kumar.gogada@....com>
Cc: "linux-arm-kernel@...ts.infradead.org"
 <linux-arm-kernel@...ts.infradead.org>,
 "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
 Bjorn Helgaas <bhelgaas@...gle.com>
Subject: Re: [PATCH 7/7] [RFT] arm64: zynqmp: Add PCIe phys



On 4/24/24 11:11, Havalige, Thippeswamy wrote:
> Hi Michal,
> 
>> -----Original Message-----
>> From: Simek, Michal <michal.simek@....com>
>> Sent: Tuesday, April 23, 2024 11:46 AM
>> To: Sean Anderson <sean.anderson@...ux.dev>; Lorenzo Pieralisi
>> <lpieralisi@...nel.org>; Krzysztof Wilczyński <kw@...ux.com>; Rob Herring
>> <robh@...nel.org>; linux-pci@...r.kernel.org; Gogada, Bharat Kumar
>> <bharat.kumar.gogada@....com>
>> Cc: linux-arm-kernel@...ts.infradead.org; linux-kernel@...r.kernel.org; Havalige,
>> Thippeswamy <thippeswamy.havalige@....com>; Bjorn Helgaas
>> <bhelgaas@...gle.com>
>> Subject: Re: [PATCH 7/7] [RFT] arm64: zynqmp: Add PCIe phys
>>
>> Hi Bharat,
>>
>> On 4/22/24 21:59, Sean Anderson wrote:
>>> Add PCIe phy bindings for the ZCU102.
>>>
>>> Signed-off-by: Sean Anderson <sean.anderson@...ux.dev>
>>> ---
>>> I don't have a ZCU102, so please test this.
>>>
>>>    arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts | 2 ++
>>>    1 file changed, 2 insertions(+)
>>>
>>> diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts
>> b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts
>>> index ad8f23a0ec67..68fe53685351 100644
>>> --- a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts
>>> +++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts
>>> @@ -941,6 +941,8 @@ conf-pull-none {
>>>
>>>    &pcie {
>>>    	status = "okay";
>>> +	phys = <&psgtr 0 PHY_TYPE_PCIE 0 0>;
>>> +	phy-names = "pcie-phy0";
>>>    };
>>>
>>>    &psgtr {
>>
>> Please review and test this series.
>>
>> Thanks,
>> Michal
> 
> Reviewed and tested the patch.

can you please provide proper Tested-by: line?

Thanks,
Michal

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ