lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <Zi4KAESpbiYDwXdA@gmail.com>
Date: Sun, 28 Apr 2024 10:34:08 +0200
From: Ingo Molnar <mingo@...nel.org>
To: Linus Torvalds <torvalds@...ux-foundation.org>
Cc: linux-kernel@...r.kernel.org, Thomas Gleixner <tglx@...utronix.de>,
	Borislav Petkov <bp@...en8.de>,
	Dave Hansen <dave.hansen@...ux.intel.com>,
	Peter Zijlstra <peterz@...radead.org>,
	Andrew Morton <akpm@...ux-foundation.org>,
	"H. Peter Anvin" <hpa@...or.com>, x86@...nel.org
Subject: [GIT PULL] x86 fixes

Linus,

Please pull the latest x86/urgent Git tree from:

   git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip.git x86-urgent-2024-04-28

   # HEAD: ce0abef6a1d540acef85068e0e82bdf1fbeeb0e9 cpu: Ignore "mitigations" kernel parameter if CPU_MITIGATIONS=n

Misc fixes:

 - Make the CPU_MITIGATIONS=n interaction with conflicting
   mitigation-enabling boot parameters a bit saner.

 - Re-enable CPU mitigations by default on non-x86

 - Fix TDX shared bit propagation on mprotect()

 - Fix potential show_regs() system hang when PKE
   initialization is not fully finished yet.

 - Add the 0x10-0x1f model IDs to the Zen5 range

 - Harden #VC instruction emulation some more

 Thanks,

	Ingo

------------------>
David Kaplan (1):
      x86/cpu: Fix check for RDPKRU in __show_regs()

Kirill A. Shutemov (1):
      x86/tdx: Preserve shared bit on mprotect()

Sean Christopherson (2):
      cpu: Re-enable CPU mitigations by default for !X86 architectures
      cpu: Ignore "mitigations" kernel parameter if CPU_MITIGATIONS=n

Tom Lendacky (1):
      x86/sev: Check for MWAITX and MONITORX opcodes in the #VC handler

Wenkuan Wang (1):
      x86/CPU/AMD: Add models 0x10-0x1f to the Zen5 range


 Documentation/admin-guide/kernel-parameters.txt |  3 +++
 arch/Kconfig                                    |  8 ++++++++
 arch/x86/Kconfig                                | 19 ++++++++++++-------
 arch/x86/include/asm/coco.h                     |  1 +
 arch/x86/include/asm/pgtable_types.h            |  3 ++-
 arch/x86/kernel/cpu/amd.c                       |  3 +--
 arch/x86/kernel/process_64.c                    |  2 +-
 arch/x86/kernel/sev-shared.c                    |  6 ++++--
 include/linux/cpu.h                             | 11 +++++++++++
 kernel/cpu.c                                    | 14 ++++++++++----
 10 files changed, 53 insertions(+), 17 deletions(-)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ