[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
<DU0PR04MB9417404E8E89CB82386146B6881E2@DU0PR04MB9417.eurprd04.prod.outlook.com>
Date: Sat, 4 May 2024 13:15:02 +0000
From: Peng Fan <peng.fan@....com>
To: Francesco Dolcini <francesco@...cini.it>, "Peng Fan (OSS)"
<peng.fan@....nxp.com>
CC: Abel Vesa <abelvesa@...nel.org>, Michael Turquette
<mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org>, Shawn Guo
<shawnguo@...nel.org>, Sascha Hauer <s.hauer@...gutronix.de>, Pengutronix
Kernel Team <kernel@...gutronix.de>, Fabio Estevam <festevam@...il.com>,
Jacky Bai <ping.bai@....com>, Ye Li <ye.li@....com>, Aisheng Dong
<aisheng.dong@....com>, "linux-clk@...r.kernel.org"
<linux-clk@...r.kernel.org>, "imx@...ts.linux.dev" <imx@...ts.linux.dev>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>, "linux-kernel@...r.kernel.org"
<linux-kernel@...r.kernel.org>, Abel Vesa <abel.vesa@...aro.org>
Subject: RE: [PATCH 10/18] clk: imx: Remove CLK_SET_PARENT_GATE for DRAM mux
for i.MX7D
> Subject: Re: [PATCH 10/18] clk: imx: Remove CLK_SET_PARENT_GATE for
> DRAM mux for i.MX7D
>
> Hello Peng,
>
> On Sat, May 04, 2024 at 08:49:03AM +0800, Peng Fan (OSS) wrote:
> > From: Peng Fan <peng.fan@....com>
> >
> > For i.MX7D DRAM related mux clock, the clock source change should ONLY
> > be done done in low level asm code without accessing DRAM, and then
> > calling clk API to sync the HW clock status with clk tree, it should
> > never touch real clock source switch via clk API, so
> > CLK_SET_PARENT_GATE flag should NOT be added, otherwise, DRAM's clock
> > parent will be disabled when DRAM is active, and system will hang.
>
> From the description this is solving a system hang, but no fixes tag nor cc
> stable.
Not add fixes tab, because current upstream kernel not support DRAM freq
update for 7D, so the issue will not happen in upstream kernel. But in case
in future DRAM freq change needs change..
>
> Francesco
Powered by blists - more mailing lists