[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <0ea4aff6-980f-4fc6-9ab7-9ca4c9d15d1e@ghiti.fr>
Date: Sun, 12 May 2024 18:26:51 +0200
From: Alexandre Ghiti <alex@...ti.fr>
To: Deepak Gupta <debug@...osinc.com>, paul.walmsley@...ive.com,
rick.p.edgecombe@...el.com, broonie@...nel.org, Szabolcs.Nagy@....com,
kito.cheng@...ive.com, keescook@...omium.org, ajones@...tanamicro.com,
conor.dooley@...rochip.com, cleger@...osinc.com, atishp@...shpatra.org,
bjorn@...osinc.com, alexghiti@...osinc.com, samuel.holland@...ive.com,
conor@...nel.org
Cc: linux-doc@...r.kernel.org, linux-riscv@...ts.infradead.org,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
linux-mm@...ck.org, linux-arch@...r.kernel.org,
linux-kselftest@...r.kernel.org, corbet@....net, palmer@...belt.com,
aou@...s.berkeley.edu, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org, oleg@...hat.com,
akpm@...ux-foundation.org, arnd@...db.de, ebiederm@...ssion.com,
Liam.Howlett@...cle.com, vbabka@...e.cz, lstoakes@...il.com,
shuah@...nel.org, brauner@...nel.org, andy.chiu@...ive.com,
jerry.shih@...ive.com, hankuan.chen@...ive.com, greentime.hu@...ive.com,
evan@...osinc.com, xiao.w.wang@...el.com, charlie@...osinc.com,
apatel@...tanamicro.com, mchitale@...tanamicro.com,
dbarboza@...tanamicro.com, sameo@...osinc.com, shikemeng@...weicloud.com,
willy@...radead.org, vincent.chen@...ive.com, guoren@...nel.org,
samitolvanen@...gle.com, songshuaishuai@...ylab.org, gerg@...nel.org,
heiko@...ech.de, bhe@...hat.com, jeeheng.sia@...rfivetech.com,
cyy@...self.name, maskray@...gle.com, ancientmodern4@...il.com,
mathis.salmen@...sal.de, cuiyunhui@...edance.com, bgray@...ux.ibm.com,
mpe@...erman.id.au, baruch@...s.co.il, alx@...nel.org, david@...hat.com,
catalin.marinas@....com, revest@...omium.org, josh@...htriplett.org,
shr@...kernel.io, deller@....de, omosnace@...hat.com, ojeda@...nel.org,
jhubbard@...dia.com
Subject: Re: [PATCH v3 11/29] riscv mm: manufacture shadow stack pte
On 04/04/2024 01:34, Deepak Gupta wrote:
> This patch implements creating shadow stack pte (on riscv). Creating
> shadow stack PTE on riscv means that clearing RWX and then setting W=1.
>
> Signed-off-by: Deepak Gupta <debug@...osinc.com>
> ---
> arch/riscv/include/asm/pgtable.h | 12 ++++++++++++
> 1 file changed, 12 insertions(+)
>
> diff --git a/arch/riscv/include/asm/pgtable.h b/arch/riscv/include/asm/pgtable.h
> index 4d5983bc6766..6362407f1e83 100644
> --- a/arch/riscv/include/asm/pgtable.h
> +++ b/arch/riscv/include/asm/pgtable.h
> @@ -408,6 +408,12 @@ static inline pte_t pte_mkwrite_novma(pte_t pte)
> return __pte(pte_val(pte) | _PAGE_WRITE);
> }
>
> +static inline pte_t pte_mkwrite_shstk(pte_t pte)
> +{
> + /* shadow stack on risc-v is XWR = 010. Clear everything and only set _PAGE_WRITE */
Nit: Not sure the comment is necessary
> + return __pte((pte_val(pte) & ~(_PAGE_LEAF)) | _PAGE_WRITE);
> +}
> +
> /* static inline pte_t pte_mkexec(pte_t pte) */
>
> static inline pte_t pte_mkdirty(pte_t pte)
> @@ -693,6 +699,12 @@ static inline pmd_t pmd_mkwrite_novma(pmd_t pmd)
> return pte_pmd(pte_mkwrite_novma(pmd_pte(pmd)));
> }
>
> +static inline pmd_t pmd_mkwrite_shstk(pmd_t pte)
> +{
> + /* shadow stack on risc-v is XWR = 010. Clear everything and only set _PAGE_WRITE */
> + return __pmd((pmd_val(pte) & ~(_PAGE_LEAF)) | _PAGE_WRITE);
> +}
> +
> static inline pmd_t pmd_wrprotect(pmd_t pmd)
> {
> return pte_pmd(pte_wrprotect(pmd_pte(pmd)));
Otherwise:
Reviewed-by: Alexandre Ghiti <alexghiti@...osinc.com>
Thanks,
Alex
Powered by blists - more mailing lists