lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date: Mon, 20 May 2024 14:02:44 -0500
From: "Rob Herring (Arm)" <robh@...nel.org>
To: Dmitry Rokosov <ddrokosov@...utedevices.com>
Cc: linux-arm-kernel@...ts.infradead.org, jian.hu@...ogic.com,
	kernel@...rdevices.ru, linux-amlogic@...ts.infradead.org,
	khilman@...libre.com, devicetree@...r.kernel.org,
	neil.armstrong@...aro.org, sboyd@...nel.org, robh+dt@...nel.org,
	krzysztof.kozlowski+dt@...aro.org, jbrunet@...libre.com,
	martin.blumenstingl@...glemail.com, mturquette@...libre.com,
	linux-kernel@...r.kernel.org, rockosov@...il.com,
	linux-clk@...r.kernel.org
Subject: Re: [PATCH v3 2/7] dt-bindings: clock: meson: a1: pll: introduce new
 syspll bindings


On Wed, 15 May 2024 21:47:25 +0300, Dmitry Rokosov wrote:
> The 'syspll' PLL is a general-purpose PLL designed specifically for the
> CPU clock. It is capable of producing output frequencies within the
> range of 768MHz to 1536MHz.
> 
> The 'syspll_in' source clock is an optional parent connection from the
> peripherals clock controller.
> 
> Signed-off-by: Dmitry Rokosov <ddrokosov@...utedevices.com>
> ---
>  .../devicetree/bindings/clock/amlogic,a1-pll-clkc.yaml   | 9 +++++++--
>  include/dt-bindings/clock/amlogic,a1-pll-clkc.h          | 1 +
>  2 files changed, 8 insertions(+), 2 deletions(-)
> 

Acked-by: Rob Herring (Arm) <robh@...nel.org>


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ