linux-kernel - Re: [PATCH V3 2/3] arm64: zynqmp: Add resets property for UART nodes

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <6b74e8b7-efc2-4cf2-9c55-835fdf9a4947@amd.com>
Date: Fri, 24 May 2024 11:48:50 +0200
From: Michal Simek <michal.simek@....com>
To: Manikanta Guntupalli <manikanta.guntupalli@....com>, git@....com,
 gregkh@...uxfoundation.org, jirislaby@...nel.org, robh@...nel.org,
 krzk+dt@...nel.org, conor+dt@...nel.org, p.zabel@...gutronix.de,
 laurent.pinchart@...asonboard.com, radhey.shyam.pandey@....com,
 parth.gajjar@....com, u.kleine-koenig@...gutronix.de, tglx@...utronix.de,
 julien.malik@...eenlabs.fr, ruanjinjie@...wei.com,
 linux-kernel@...r.kernel.org, linux-serial@...r.kernel.org,
 devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org
Cc: srinivas.goud@....com, shubhrajyoti.datta@....com, manion05gk@...il.com
Subject: Re: [PATCH V3 2/3] arm64: zynqmp: Add resets property for UART nodes



On 4/25/24 08:23, Manikanta Guntupalli wrote:
> Add resets property for UART0 and UART1 nodes
> 
> Signed-off-by: Manikanta Guntupalli <manikanta.guntupalli@....com>
> ---
> Changes for V2:
> None.
> Changes for V3:
> None.
> ---
>   arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 2 ++
>   1 file changed, 2 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> index 25d20d803230..935504424ec6 100644
> --- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> +++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> @@ -906,6 +906,7 @@ uart0: serial@...00000 {
>   			reg = <0x0 0xff000000 0x0 0x1000>;
>   			clock-names = "uart_clk", "pclk";
>   			power-domains = <&zynqmp_firmware PD_UART_0>;
> +			resets = <&zynqmp_reset ZYNQMP_RESET_UART0>;
>   		};
>   
>   		uart1: serial@...10000 {
> @@ -917,6 +918,7 @@ uart1: serial@...10000 {
>   			reg = <0x0 0xff010000 0x0 0x1000>;
>   			clock-names = "uart_clk", "pclk";
>   			power-domains = <&zynqmp_firmware PD_UART_1>;
> +			resets = <&zynqmp_reset ZYNQMP_RESET_UART1>;
>   		};
>   
>   		usb0: usb@...d0000 {

This patch should likely go via my tree but if Greg wants to take it directly 
that's fine for me.
In that case here is my
Acked-by: Michal Simek <michal.simek@....com>

Thanks,
Michal