[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <171742480737.106728.8115956533813966138.b4-ty@kernel.org>
Date: Mon, 03 Jun 2024 19:56:47 +0530
From: Vinod Koul <vkoul@...nel.org>
To: kishon@...nel.org, robh@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org, dmitry.baryshkov@...aro.org, neil.armstrong@...aro.org,
quic_msarkar@...cinc.com, quic_qianyu@...cinc.com, abel.vesa@...aro.org,
quic_cang@...cinc.com, linux-arm-msm@...r.kernel.org,
linux-phy@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, devi priya <quic_devipriy@...cinc.com>
Subject: Re: [PATCH V4 0/4] Add support for PCIe PHY in IPQ9574
On Thu, 16 May 2024 08:54:32 +0530, devi priya wrote:
> This series adds support for a single-lane and two-lane PCIe PHYs
> found on Qualcomm IPQ9574 platform.
>
> [V4]
> Picked up the R-b/A-b tags.
> Split the phy driver and headers to individual patches.
> [V3]
> https://lore.kernel.org/linux-arm-msm/20240512082541.1805335-1-quic_devipriy@quicinc.com/
> [V2]
> https://lore.kernel.org/linux-arm-msm/20230519085723.15601-1-quic_devipriy@quicinc.com/
> [V1]
> https://lore.kernel.org/linux-arm-msm/20230421124150.21190-1-quic_devipriy@quicinc.com/
>
> [...]
Applied, thanks!
[1/4] dt-bindings: phy: qcom,ipq8074-qmp-pcie: Document the IPQ9574 QMP PCIe PHYs
commit: 29f09daab910c797f5468afda91a51e3e29de7ee
[2/4] phy: qcom-qmp: Add missing offsets for Qserdes PLL registers.
commit: f1aaa788b997ba8a7810da0696e89fd3f79ecce3
[3/4] phy: qcom-qmp: Add missing register definitions for PCS V5
commit: 71ae2acf1d7542ecd21c6933cae8fe65d550074b
[4/4] phy: qcom-qmp-pcie: Add support for IPQ9574 g3x1 and g3x2 PCIEs
commit: 2f2f5c13cc5ea87f1dd2debfd06fe5f624e5c0fd
Best regards,
--
Vinod Koul <vkoul@...nel.org>
Powered by blists - more mailing lists