| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <CAMuHMdU7+O-+v=2V83AjQmTWyGy_a-AHgU_nPMDHnVUtYt89iQ@mail.gmail.com>
Date: Tue, 4 Jun 2024 17:46:48 +0200
From: Geert Uytterhoeven <geert@...ux-m68k.org>
To: Prabhakar <prabhakar.csengg@...il.com>
Cc: Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org>,
Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>,
Philipp Zabel <p.zabel@...gutronix.de>, Magnus Damm <magnus.damm@...il.com>,
linux-renesas-soc@...r.kernel.org, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
Fabrizio Castro <fabrizio.castro.jz@...esas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
Subject: Re: [PATCH 2/4] dt-bindings: clock: Add R9A09G057 CPG Clock and Reset Definitions
Hi Prabhakar,
Thanks for your patch!
On Fri, May 24, 2024 at 10:29 AM Prabhakar <prabhakar.csengg@...il.com> wrote:
> From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
>
> Define RZ/V2H(P) (R9A09G057) Clock Pulse Generator module clock outputs
> (CPG_CLK_ON* registers), and reset definitions (CPG_RST_* registers)
> in Section 4.4.2 and 4.4.3 ("List of Clock/Reset Signals") of the RZ/V2H(P)
> Hardware User's Manual (Rev.1.01, Feb. 2024).
Hmm, I must have a slightly different Rev. 1.01 ;-)
> Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
> --- /dev/null
> +++ b/include/dt-bindings/clock/r9a09g057-cpg.h
For new binding headers, please include the vendor prefix, i.e.
"include/dt-bindings/clock/renesas,r9a09g057-cpg.h".
> @@ -0,0 +1,644 @@
> +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> + *
> + * Copyright (C) 2024 Renesas Electronics Corp.
> + */
> +#ifndef __DT_BINDINGS_CLOCK_R9A09G057_CPG_H__
> +#define __DT_BINDINGS_CLOCK_R9A09G057_CPG_H__
> +
> +#include <dt-bindings/clock/renesas-cpg-mssr.h>
> +
> +/* Clock list */
[...]
> +#define R9A09G057_USB30_CLK_RESERVED0 197
> +#define R9A09G057_USB30_CLK_RESERVED1 198
> +#define R9A09G057_USB30_CLK_RESERVED2 199
> +#define R9A09G057_USB30_CLK_RESERVED3 200
R9A09G057_USB3_0_ACLK
R9A09G057_USB3_0_PCLK_USBTST
R9A09G057_USB3_0_REF_ALT_CLK_p
R9A09G057_USB3_0_CLKCORE
> +#define R9A09G057_USB31_CLK_RESERVED0 201
> +#define R9A09G057_USB31_CLK_RESERVED1 202
> +#define R9A09G057_USB31_CLK_RESERVED2 203
> +#define R9A09G057_USB31_CLK_RESERVED3 204
R9A09G057_USB3_0_ACLK
R9A09G057_USB3_0_PCLK_USBTST
R9A09G057_USB3_0_REF_ALT_CLK_p
R9A09G057_USB3_0_CLKCORE
> +#define R9A09G057_USB20_CLK_RESERVED0 205
R9A09G057_USB2_0_U2H0_HCLK
> +#define R9A09G057_USB21_CLK_RESERVED0 206
R9A09G057_USB2_0_U2H1_HCLK
> +#define R9A09G057_USB20_USB21_CLK_RESERVED0 207
R9A09G057_USB2_0_U2P_EXR_CPUCLK
> +#define R9A09G057_USB20_CLK_RESERVED1 208
R9A09G057_USB2_0_PCLK_USBTST0
> +#define R9A09G057_USB21_CLK_RESERVED1 209
R9A09G057_USB2_0_PCLK_USBTST1
> +#define R9A09G057_USB20_CLK_RESERVED2 210
R9A09G057_USB2_0_CLKCORE0
> +#define R9A09G057_USB21_CLK_RESERVED2 211
R9A09G057_USB2_0_CLKCORE1
> +#define R9A09G057_GBETH0_CLK_RESERVED0 212
> +#define R9A09G057_GBETH0_CLK_RESERVED1 213
> +#define R9A09G057_GBETH0_CLK_RESERVED2 214
> +#define R9A09G057_GBETH0_CLK_RESERVED3 215
> +#define R9A09G057_GBETH0_CLK_RESERVED4 216
> +#define R9A09G057_GBETH0_CLK_RESERVED5 217
> +#define R9A09G057_GBETH0_CLK_RESERVED6 218
R9A09G057_GBETH_0_CLK_TX_I
R9A09G057_GBETH_0_CLK_RX_I
R9A09G057_GBETH_0_CLK_TX_180_I
R9A09G057_GBETH_0_CLK_RX_180_I
R9A09G057_GBETH_0_CLK_PTP_REF_I
R9A09G057_GBETH_0_ACLK_CSR_I
R9A09G057_GBETH_0_ACLK_I
> +#define R9A09G057_GBETH1_CLK_RESERVED0 219
> +#define R9A09G057_GBETH1_CLK_RESERVED1 220
> +#define R9A09G057_GBETH1_CLK_RESERVED2 221
> +#define R9A09G057_GBETH1_CLK_RESERVED3 222
> +#define R9A09G057_GBETH1_CLK_RESERVED4 223
> +#define R9A09G057_GBETH1_CLK_RESERVED5 224
> +#define R9A09G057_GBETH1_CLK_RESERVED6 225
R9A09G057_GBETH_1_CLK_TX_I
R9A09G057_GBETH_1_CLK_RX_I
R9A09G057_GBETH_1_CLK_TX_180_I
R9A09G057_GBETH_1_CLK_RX_180_I
R9A09G057_GBETH_1_CLK_PTP_REF_I
R9A09G057_GBETH_1_ACLK_CSR_I
R9A09G057_GBETH_1_ACLK_I
> +#define R9A09G057_PCIE_0_ACLK 226
> +#define R9A09G057_PCIE_0_CLK_PMU 227
> +#define R9A09G057_DDR0_CLK_RESERVED0 228
> +#define R9A09G057_DDR0_CLK_RESERVED1 229
> +#define R9A09G057_DDR0_CLK_RESERVED2 230
> +#define R9A09G057_DDR0_CLK_RESERVED3 231
> +#define R9A09G057_DDR0_CLK_RESERVED4 232
> +#define R9A09G057_DDR0_CLK_RESERVED5 233
> +#define R9A09G057_DDR0_CLK_RESERVED6 234
R9A09G057_DDR_0_DFICLK
R9A09G057_DDR_0_AXI0_ACLK
R9A09G057_DDR_0_AXI1_ACLK
R9A09G057_DDR_0_AXI2_ACLK
R9A09G057_DDR_0_AXI3_ACLK
R9A09G057_DDR_0_AXI4_ACLK
R9A09G057_DDR_0_PCLK
> +#define R9A09G057_DDR1_CLK_RESERVED0 235
> +#define R9A09G057_DDR1_CLK_RESERVED1 236
> +#define R9A09G057_DDR1_CLK_RESERVED2 237
> +#define R9A09G057_DDR1_CLK_RESERVED3 238
> +#define R9A09G057_DDR1_CLK_RESERVED4 239
> +#define R9A09G057_DDR1_CLK_RESERVED5 240
> +#define R9A09G057_DDR1_CLK_RESERVED6 241
R9A09G057_DDR_1_DFICLK
R9A09G057_DDR_1_AXI0_ACLK
R9A09G057_DDR_1_AXI1_ACLK
R9A09G057_DDR_1_AXI2_ACLK
R9A09G057_DDR_1_AXI3_ACLK
R9A09G057_DDR_1_AXI4_ACLK
R9A09G057_DDR_1_PCLK
> +#define R9A09G057_CRU_0_ACLK 242
> +#define R9A09G057_CRU_0_VCLK 243
> +#define R9A09G057_CRU_0_PCLK 244
> +#define R9A09G057_CRU_1_ACLK 245
> +#define R9A09G057_CRU_1_VCLK 246
> +#define R9A09G057_CRU_1_PCLK 247
> +#define R9A09G057_CRU_2_ACLK 248
> +#define R9A09G057_CRU_2_VCLK 249
> +#define R9A09G057_CRU_2_PCLK 250
> +#define R9A09G057_CRU_3_ACLK 251
> +#define R9A09G057_CRU_3_VCLK 252
> +#define R9A09G057_CRU_3_PCLK 253
> +#define R9A09G057_ISP_CLK_RESERVED0 254
> +#define R9A09G057_ISP_CLK_RESERVED1 255
> +#define R9A09G057_ISP_CLK_RESERVED2 256
> +#define R9A09G057_ISP_CLK_RESERVED3 257
R9A09G057_ISP_0_REG_ACLK
R9A09G057_ISP_0_PCLK
R9A09G057_ISP_0_VIN_ACLK
R9A09G057_ISP_0_ISP_SCLK
[...]
> +/* Resets list */
[...]
> +#define R9A09G057_USB30_RST_RESERVED0 183
R9A09G057_USB3_0_ARESETN
> +#define R9A09G057_USB31_RST_RESERVED0 184
R9A09G057_USB3_1_ARESETN
> +#define R9A09G057_USB20_RST_RESERVED0 185
R9A09G057_USB2_0_U2H0_HRESETN
> +#define R9A09G057_USB21_RST_RESERVED0 186
R9A09G057_USB2_0_U2H1_HRESETN
> +#define R9A09G057_USB20_USB21_RST_RESERVED0 187
R9A09G057_USB2_0_U2P_EXL_SYSRST
> +#define R9A09G057_USB20_USB21_RST_RESERVED1 188
R9A09G057_USB2_0_PRESETN
> +#define R9A09G057_GBETH0_RST_RESERVED0 189
R9A09G057_GBETH_0_ARESETN_I
> +#define R9A09G057_GBETH1_RST_RESERVED0 190
R9A09G057_GBETH_1_ARESETN_I
> +#define R9A09G057_PCIE_0_ARESETN 191
> +#define R9A09G057_DDR0_RST_RESERVED0 192
> +#define R9A09G057_DDR0_RST_RESERVED1 193
> +#define R9A09G057_DDR0_RST_RESERVED2 194
> +#define R9A09G057_DDR0_RST_RESERVED3 195
> +#define R9A09G057_DDR0_RST_RESERVED4 196
> +#define R9A09G057_DDR0_RST_RESERVED5 197
> +#define R9A09G057_DDR0_RST_RESERVED6 198
> +#define R9A09G057_DDR0_RST_RESERVED7 199
> +#define R9A09G057_DDR0_RST_RESERVED8 200
> +#define R9A09G057_DDR0_RST_RESERVED9 201
R9A09G057_DDR_0_RST_N
R9A09G057_DDR_0_MC_PRESETN
R9A09G057_DDR_0_AXI0_ARESETN
R9A09G057_DDR_0_AXI1_ARESETN
R9A09G057_DDR_0_AXI2_ARESETN
R9A09G057_DDR_0_AXI3_ARESETN
R9A09G057_DDR_0_AXI4_ARESETN
R9A09G057_DDR_0_PHY_PRESETN
R9A09G057_DDR_0_RESET
R9A09G057_DDR_0_PWROKIN
> +#define R9A09G057_DDR1_RST_RESERVED0 202
> +#define R9A09G057_DDR1_RST_RESERVED1 203
> +#define R9A09G057_DDR1_RST_RESERVED2 204
> +#define R9A09G057_DDR1_RST_RESERVED3 205
> +#define R9A09G057_DDR1_RST_RESERVED4 206
> +#define R9A09G057_DDR1_RST_RESERVED5 207
> +#define R9A09G057_DDR1_RST_RESERVED6 208
> +#define R9A09G057_DDR1_RST_RESERVED7 209
> +#define R9A09G057_DDR1_RST_RESERVED8 210
> +#define R9A09G057_DDR1_RST_RESERVED9 211
R9A09G057_DDR_1_RST_N
R9A09G057_DDR_1_MC_PRESETN
R9A09G057_DDR_1_AXI0_ARESETN
R9A09G057_DDR_1_AXI1_ARESETN
R9A09G057_DDR_1_AXI2_ARESETN
R9A09G057_DDR_1_AXI3_ARESETN
R9A09G057_DDR_1_AXI4_ARESETN
R9A09G057_DDR_1_PHY_PRESETN
R9A09G057_DDR_1_RESET
R9A09G057_DDR_1_PWROKIN
> +#define R9A09G057_CRU_0_PRESETN 212
> +#define R9A09G057_CRU_0_ARESETN 213
> +#define R9A09G057_CRU_0_S_RESETN 214
> +#define R9A09G057_CRU_1_PRESETN 215
> +#define R9A09G057_CRU_1_ARESETN 216
> +#define R9A09G057_CRU_1_S_RESETN 217
> +#define R9A09G057_CRU_2_PRESETN 218
> +#define R9A09G057_CRU_2_ARESETN 219
> +#define R9A09G057_CRU_2_S_RESETN 220
> +#define R9A09G057_CRU_3_PRESETN 221
> +#define R9A09G057_CRU_3_ARESETN 222
> +#define R9A09G057_CRU_3_S_RESETN 223
> +#define R9A09G057_ISP_RST_RESERVED0 224
> +#define R9A09G057_ISP_RST_RESERVED1 225
> +#define R9A09G057_ISP_RST_RESERVED2 226
> +#define R9A09G057_ISP_RST_RESERVED3 227
R9A09G057_ISP_0_VIN_ARESETN
R9A09G057_ISP_0_REG_ARESETN
R9A09G057_ISP_0_ISP_SRESETN
R9A09G057_ISP_0_PRESETN
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@...ux-m68k.org
In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds
Powered by blists - more mailing lists