[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID:
<MA0P287MB2822FAB6825487FEC3756241FEC22@MA0P287MB2822.INDP287.PROD.OUTLOOK.COM>
Date: Fri, 14 Jun 2024 15:05:01 +0800
From: Chen Wang <unicorn_wang@...look.com>
To: Conor Dooley <conor@...nel.org>
Cc: Chen Wang <unicornxw@...il.com>, aou@...s.berkeley.edu,
chao.wei@...hgo.com, krzysztof.kozlowski+dt@...aro.org,
mturquette@...libre.com, palmer@...belt.com, paul.walmsley@...ive.com,
richardcochran@...il.com, robh+dt@...nel.org, sboyd@...nel.org,
devicetree@...r.kernel.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org,
haijiao.liu@...hgo.com, xiaoguang.xing@...hgo.com, guoren@...nel.org,
jszhang@...nel.org, inochiama@...look.com, samuel.holland@...ive.com
Subject: Re: [PATCH v16 0/5] riscv: sophgo: add clock support for sg2042
On 2024/6/14 0:45, Conor Dooley wrote:
> On Thu, Jun 13, 2024 at 05:34:03PM +0800, Chen Wang wrote:
>> ping ~~~
> My suggestion is that you, as platform maintainer for sophgo, apply these
> patches and send Stephen a pull request. That's usually the best way to
> expedite patches for clock drivers.
>
> Thanks,
> Conor.
Thank you, Conor, I will try this.
Regards,
Chen
[......]
Powered by blists - more mailing lists